verilator/test_regress/t/t_struct_initial_assign.py

19 lines
538 B
Python
Raw Normal View History

#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
import vltest_bootstrap
test.scenarios('simulator')
test.compile(verilator_flags2=["--timing"])
2024-10-04 00:38:52 +00:00
test.execute(fails=test.vlt_all) # Issue #5381
test.passes()