mirror of
https://github.com/verilator/verilator.git
synced 2025-01-21 05:44:03 +00:00
10 lines
258 B
Systemverilog
10 lines
258 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2023 by Antmicro Ltd.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t;
|
||
|
|
initial disable fork;
|
||
|
|
endmodule
|