verilator/test_regress/t/t_enum_x_bad.v

20 lines
421 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2009 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
module t (/*AUTOARG*/);
enum bit [1:0] { BADX = 2'b1x } BAD1;
enum logic [3:0] { e0 = 4'b1xx1,
e1
} BAD2;
initial begin
$stop;
end
endmodule