forked from github/verilator
22 lines
663 B
Perl
Executable File
22 lines
663 B
Perl
Executable File
#!/usr/bin/perl
|
|
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2003-2009 by Wilson Snyder. This program is free software; you can
|
|
# redistribute it and/or modify it under the terms of either the GNU
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
# Version 2.0.
|
|
|
|
compile (
|
|
verilator_flags2 => ["--lint-only"],
|
|
verilator_make_gcc => 0,
|
|
make_top_shell => 0,
|
|
make_main => 0,
|
|
fails => 1,
|
|
expect=>
|
|
'%Error: t/t_interface_top_bad.v:\d+: Unsupported: Interfaced port on top level module',
|
|
);
|
|
|
|
ok(1);
|
|
1;
|