forked from github/verilator
d42a2d6494
The recent patch to defer substitutions on V3Gate crashes on circular logic that has cycle length >= 3 with all inlineable signals (cycle length 2 is detected correctly and is not inlined). Fix by stopping recursion at the loop-back edge. Fixes #3543
15 lines
308 B
Systemverilog
15 lines
308 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2022 by Geza Lore.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
wire a;
|
|
wire b;
|
|
wire c;
|
|
assign a = b;
|
|
assign b = c;
|
|
assign c = a;
|
|
endmodule
|