forked from github/verilator
15 lines
308 B
Systemverilog
15 lines
308 B
Systemverilog
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
|
//
|
||
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
||
|
|
// any use, without warranty, 2022 by Geza Lore.
|
||
|
|
// SPDX-License-Identifier: CC0-1.0
|
||
|
|
|
||
|
|
module t;
|
||
|
|
wire a;
|
||
|
|
wire b;
|
||
|
|
wire c;
|
||
|
|
assign a = b;
|
||
|
|
assign b = c;
|
||
|
|
assign c = a;
|
||
|
|
endmodule
|