verilator/test_regress/t/t_timing_clkgen_unsup.out
Krzysztof Bieganski 5e79652922
Test tracing with --timing and --main (#3656)
Add a test for tracing with `--main` and `--timing`.

Signed-off-by: Krzysztof Bieganski <kbieganski@antmicro.com>
2022-10-17 12:36:37 +02:00

7 lines
439 B
Plaintext

%Warning-MINTYPMAXDLY: t/t_timing_clkgen1.v:11:13: Unsupported: minimum/typical/maximum delay expressions. Using the typical delay
11 | #(8.0:5:3) clk = 1;
| ^
... For warning description see https://verilator.org/warn/MINTYPMAXDLY?v=latest
... Use "/* verilator lint_off MINTYPMAXDLY */" and lint_on around source to disable this message.
%Error: Exiting due to