verilator/test_regress/t/t_trace_complex_structs.out
2020-01-08 07:32:31 -05:00

339 lines
4.9 KiB
Plaintext

$version Generated by VerilatedVcd $end
$date Wed Jan 8 07:26:19 2020
$end
$timescale 1ns $end
$scope module top $end
$var wire 1 )# clk $end
$scope module $unit $end
$var wire 1 # global_bit $end
$upscope $end
$scope module t $end
$var wire 1 )# clk $end
$var wire 32 + cyc [31:0] $end
$var wire 8 b# unpacked_array(-1) [7:0] $end
$var wire 8 a# unpacked_array(-2) [7:0] $end
$var wire 8 c# unpacked_array(0) [7:0] $end
$var real 64 ?" v_arr_real(0) $end
$var real 64 A" v_arr_real(1) $end
$var wire 2 %! v_arrp [2:1] $end
$var wire 2 -! v_arrp_arrp(3) [1:0] $end
$var wire 2 5! v_arrp_arrp(4) [1:0] $end
$var wire 1 1# v_arru(1) $end
$var wire 1 2# v_arru(2) $end
$var wire 2 ]! v_arru_arrp(3) [2:1] $end
$var wire 2 ^! v_arru_arrp(4) [2:1] $end
$var wire 1 A# v_arru_arru(3)(1) $end
$var wire 1 I# v_arru_arru(3)(2) $end
$var wire 1 Q# v_arru_arru(4)(1) $end
$var wire 1 Y# v_arru_arru(4)(2) $end
$var wire 3 o" v_enumb [2:0] $end
$var wire 32 _" v_enumed [31:0] $end
$var wire 32 g" v_enumed2 [31:0] $end
$var real 64 /" v_real $end
$scope module unnamedblk1 $end
$var wire 32 w" b [31:0] $end
$scope module unnamedblk2 $end
$var wire 32 !# a [31:0] $end
$upscope $end
$upscope $end
$scope module v_arrp_strp(3) $end
$var wire 1 E! b0 $end
$var wire 1 =! b1 $end
$upscope $end
$scope module v_arrp_strp(4) $end
$var wire 1 U! b0 $end
$var wire 1 M! b1 $end
$upscope $end
$scope module v_arru_strp(3) $end
$var wire 1 u! b0 $end
$var wire 1 m! b1 $end
$upscope $end
$scope module v_arru_strp(4) $end
$var wire 1 '" b0 $end
$var wire 1 }! b1 $end
$upscope $end
$scope module v_str32x2(0) $end
$var wire 32 3 data [31:0] $end
$upscope $end
$scope module v_str32x2(1) $end
$var wire 32 ; data [31:0] $end
$upscope $end
$scope module v_strp $end
$var wire 1 K b0 $end
$var wire 1 C b1 $end
$upscope $end
$scope module v_strp_strp $end
$scope module x0 $end
$var wire 1 k b0 $end
$var wire 1 c b1 $end
$upscope $end
$scope module x1 $end
$var wire 1 [ b0 $end
$var wire 1 S b1 $end
$upscope $end
$upscope $end
$scope module v_unip_strp $end
$scope module x0 $end
$var wire 1 { b0 $end
$var wire 1 s b1 $end
$upscope $end
$scope module x1 $end
$var wire 1 { b0 $end
$var wire 1 s b1 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1#
b00000000000000000000000000000000 +
b00000000000000000000000011111111 3
b00000000000000000000000000000000 ;
0C
0K
0S
0[
0c
0k
0s
0{
b00 %!
b00 -!
b00 5!
0=!
0E!
0M!
0U!
b00 ]!
b00 ^!
0m!
0u!
0}!
0'"
r0 /"
r0 ?"
r0 A"
b00000000000000000000000000000000 _"
b00000000000000000000000000000000 g"
b000 o"
b00000000000000000000000000000000 w"
b00000000000000000000000000000000 !#
0)#
01#
02#
0A#
0I#
0Q#
0Y#
b00000000 a#
b00000000 b#
b00000000 c#
#10
b00000000000000000000000000000001 +
b00000000000000000000000011111110 3
b00000000000000000000000000000001 ;
1C
1K
1S
1[
1c
1k
1s
1{
b11 %!
b11 -!
b11 5!
1=!
1E!
1M!
1U!
b11 ]!
b11 ^!
1m!
1u!
1}!
1'"
r0.1 /"
r0.2 ?"
r0.3 A"
b00000000000000000000000000000001 _"
b00000000000000000000000000000010 g"
b111 o"
b00000000000000000000000000000101 w"
b00000000000000000000000000000101 !#
1)#
#15
0)#
#20
b00000000000000000000000000000010 +
b00000000000000000000000011111101 3
b00000000000000000000000000000010 ;
0C
0K
0S
0[
0c
0k
0s
0{
b00 %!
b00 -!
b00 5!
0=!
0E!
0M!
0U!
b00 ]!
b00 ^!
0m!
0u!
0}!
0'"
r0.2 /"
r0.4 ?"
r0.6 A"
b00000000000000000000000000000010 _"
b00000000000000000000000000000100 g"
b110 o"
1)#
#25
0)#
#30
b00000000000000000000000000000011 +
b00000000000000000000000011111100 3
b00000000000000000000000000000011 ;
1C
1K
1S
1[
1c
1k
1s
1{
b11 %!
b11 -!
b11 5!
1=!
1E!
1M!
1U!
b11 ]!
b11 ^!
1m!
1u!
1}!
1'"
r0.3 /"
r0.6000000000000001 ?"
r0.8999999999999999 A"
b00000000000000000000000000000011 _"
b00000000000000000000000000000110 g"
b101 o"
1)#
#35
0)#
#40
b00000000000000000000000000000100 +
b00000000000000000000000011111011 3
b00000000000000000000000000000100 ;
0C
0K
0S
0[
0c
0k
0s
0{
b00 %!
b00 -!
b00 5!
0=!
0E!
0M!
0U!
b00 ]!
b00 ^!
0m!
0u!
0}!
0'"
r0.4 /"
r0.8 ?"
r1.2 A"
b00000000000000000000000000000100 _"
b00000000000000000000000000001000 g"
b100 o"
1)#
#45
0)#
#50
b00000000000000000000000000000101 +
b00000000000000000000000011111010 3
b00000000000000000000000000000101 ;
1C
1K
1S
1[
1c
1k
1s
1{
b11 %!
b11 -!
b11 5!
1=!
1E!
1M!
1U!
b11 ]!
b11 ^!
1m!
1u!
1}!
1'"
r0.5 /"
r1 ?"
r1.5 A"
b00000000000000000000000000000101 _"
b00000000000000000000000000001010 g"
b011 o"
1)#
#55
0)#
#60
b00000000000000000000000000000110 +
b00000000000000000000000011111001 3
b00000000000000000000000000000110 ;
0C
0K
0S
0[
0c
0k
0s
0{
b00 %!
b00 -!
b00 5!
0=!
0E!
0M!
0U!
b00 ]!
b00 ^!
0m!
0u!
0}!
0'"
r0.6 /"
r1.2 ?"
r1.8 A"
b00000000000000000000000000000110 _"
b00000000000000000000000000001100 g"
b010 o"
1)#