verilator/test_regress/t/t_lint_input_eq_bad.out
2019-07-14 21:42:03 -04:00

5 lines
149 B
Plaintext

%Error: t/t_lint_input_eq_bad.v:9: Unsupported: Default value on module input: 'i2'
input wire i2 = i
^~
%Error: Exiting due to