Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Fix whitespace issues, bug1203.

Browse Source
This commit is contained in:
Wilson Snyder 2017-09-11 19:18:58 -04:00
parent 17fed3fedd
commit c28a6eef3b
115 changed files with 370 additions and 312 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.pod
View File

@ -51,7 +51,7 @@ output (not Verilator itself) compiles under MSVC++ 2008 and newer.
=head1 INSTALLATION =head1 INSTALLATION
For more details see For more details see
L<http://www.veripool.org/projects/verilator/wiki/Installing>. L<http://www.veripool.org/projects/verilator/wiki/Installing>.
If you will be modifying Verilator, you should use the "git" method as it If you will be modifying Verilator, you should use the "git" method as it

2
TODO
View File

@ -41,7 +41,7 @@ Testing:
* // verilator debug in code so can see only tree affecting those nodes * // verilator debug in code so can see only tree affecting those nodes
Usability: Usability:
* Detect and pre-remove most UNOPTFLATs (4.000) * Detect and pre-remove most UNOPTFLATs (4.000)
* Better reporting of unopt problems, including what lines of code * Better reporting of unopt problems, including what lines of code
* Report more errors (all of them?) before exiting [Eugene Weber] * Report more errors (all of them?) before exiting [Eugene Weber]
* Auto-create scons config files * Auto-create scons config files

1
configure.ac
View File

@ -8,6 +8,7 @@
#AC_INIT([Verilator],[#.### devel]) #AC_INIT([Verilator],[#.### devel])
AC_INIT([Verilator],[3.911 devel]) AC_INIT([Verilator],[3.911 devel])
# When releasing, also update header of Changes file # When releasing, also update header of Changes file
# and commit using "devel release" or "Version bump" message
AC_CONFIG_HEADER(src/config_build.h) AC_CONFIG_HEADER(src/config_build.h)
AC_CONFIG_FILES(Makefile src/Makefile src/Makefile_obj include/verilated.mk include/verilated_config.h verilator.pc) AC_CONFIG_FILES(Makefile src/Makefile src/Makefile_obj include/verilated.mk include/verilated_config.h verilator.pc)

2
include/verilated.cpp
View File

@ -1454,7 +1454,7 @@ void VerilatedScope::varInsert(int finalize, const char* namep, void* datap,
VerilatedVar* VerilatedScope::varFind(const char* namep) const { VerilatedVar* VerilatedScope::varFind(const char* namep) const {
if (VL_LIKELY(m_varsp)) { if (VL_LIKELY(m_varsp)) {
VerilatedVarNameMap::iterator it = m_varsp->find(namep); VerilatedVarNameMap::iterator it = m_varsp->find(namep);
if (VL_LIKELY(it != m_varsp->end())) { if (VL_LIKELY(it != m_varsp->end())) {
return &(it->second); return &(it->second);
} }
} }

2
include/verilated_save.cpp
View File

@ -204,7 +204,7 @@ void VerilatedRestore::fill() {
for (vluint8_t* sp=m_cp; sp < m_endp;) *rp++ = *sp++; // Overlaps for (vluint8_t* sp=m_cp; sp < m_endp;) *rp++ = *sp++; // Overlaps
m_endp = m_bufp + (m_endp - m_cp); m_endp = m_bufp + (m_endp - m_cp);
m_cp = m_bufp; // Reset buffer m_cp = m_bufp; // Reset buffer
// Read into buffer starting at m_endp // Read into buffer starting at m_endp
while (1) { while (1) {
ssize_t remaining = (m_bufp+bufferSize() - m_endp); ssize_t remaining = (m_bufp+bufferSize() - m_endp);
if (remaining==0) break; if (remaining==0) break;

2
include/verilated_syms.h
View File

@ -36,7 +36,7 @@
/// Verilator range /// Verilator range
// See also V3Ast::VNumRange // See also V3Ast::VNumRange
class VerilatedRange { class VerilatedRange {
int m_left; int m_left;
int m_right; int m_right;
protected: protected:

14
install-sh
View File

@ -124,7 +124,7 @@ if [ x"$dir_arg" != x ]; then
else else
# Waiting for this to be detected by the "$instcmd $src $dsttmp" command # Waiting for this to be detected by the "$instcmd $src $dsttmp" command
# might cause directories to be created, which would be especially bad # might cause directories to be created, which would be especially bad
# if $src (and thus $dsttmp) contains '*'. # if $src (and thus $dsttmp) contains '*'.
if [ -f $src -o -d $src ] if [ -f $src -o -d $src ]
@ -134,7 +134,7 @@ else
echo "install: $src does not exist" echo "install: $src does not exist"
exit 1 exit 1
fi fi
if [ x"$dst" = x ] if [ x"$dst" = x ]
then then
echo "install: no destination specified" echo "install: no destination specified"
@ -162,7 +162,7 @@ dstdir=`echo $dst | sed -e 's,[^/]*$,,;s,/$,,;s,^$,.,'`
# Skip lots of stat calls in the usual case. # Skip lots of stat calls in the usual case.
if [ ! -d "$dstdir" ]; then if [ ! -d "$dstdir" ]; then
defaultIFS=' defaultIFS='
' '
IFS="${IFS-${defaultIFS}}" IFS="${IFS-${defaultIFS}}"
@ -201,17 +201,17 @@ else
# If we're going to rename the final executable, determine the name now. # If we're going to rename the final executable, determine the name now.
if [ x"$transformarg" = x ] if [ x"$transformarg" = x ]
then then
dstfile=`basename $dst` dstfile=`basename $dst`
else else
dstfile=`basename $dst $transformbasename | dstfile=`basename $dst $transformbasename |
sed $transformarg`$transformbasename sed $transformarg`$transformbasename
fi fi
# don't allow the sed command to completely eliminate the filename # don't allow the sed command to completely eliminate the filename
if [ x"$dstfile" = x ] if [ x"$dstfile" = x ]
then then
dstfile=`basename $dst` dstfile=`basename $dst`
else else
@ -242,7 +242,7 @@ else
# Now rename the file to the real destination. # Now rename the file to the real destination.
$doit $rmcmd -f $dstdir/$dstfile && $doit $rmcmd -f $dstdir/$dstfile &&
$doit $mvcmd $dsttmp $dstdir/$dstfile $doit $mvcmd $dsttmp $dstdir/$dstfile
fi && fi &&

2
internals.pod
View File

@ -709,7 +709,7 @@ Start GDB, then C<start> with the remaining arguments.
Temporary breakpoint 1, main (argc=13, argv=0xbfffefa4, env=0xbfffefdc) Temporary breakpoint 1, main (argc=13, argv=0xbfffefa4, env=0xbfffefdc)
at ../Verilator.cpp:615 at ../Verilator.cpp:615
615 ios::sync_with_stdio(); 615 ios::sync_with_stdio();
(gdb) (gdb)
You can then continue execution with breakpoints as required. You can then continue execution with breakpoints as required.

2
src/V3Active.cpp
View File

@ -176,7 +176,7 @@ private:
if (m_check == CT_INITIAL) { if (m_check == CT_INITIAL) {
nodep->v3warn(INITIALDLY,"Delayed assignments (<=) in initial or final block; suggest blocking assignments (=)."); nodep->v3warn(INITIALDLY,"Delayed assignments (<=) in initial or final block; suggest blocking assignments (=).");
} else if (m_check == CT_LATCH) { } else if (m_check == CT_LATCH) {
// Suppress. Shouldn't matter that the interior of the latch races // Suppress. Shouldn't matter that the interior of the latch races
} else { } else {
nodep->v3warn(COMBDLY,"Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=)."); nodep->v3warn(COMBDLY,"Delayed assignments (<=) in non-clocked (non flop or latch) block; suggest blocking assignments (=).");
} }

10
src/V3Assert.cpp
View File

@ -162,7 +162,7 @@ private:
// Bye // Bye
pushDeletep(nodep); VL_DANGLING(nodep); pushDeletep(nodep); VL_DANGLING(nodep);
} }
virtual void visit(AstIf* nodep) { virtual void visit(AstIf* nodep) {
if (nodep->user1SetOnce()) return; if (nodep->user1SetOnce()) return;
if (nodep->uniquePragma() || nodep->unique0Pragma()) { if (nodep->uniquePragma() || nodep->unique0Pragma()) {
@ -177,12 +177,12 @@ private:
// Recurse into the true case. // Recurse into the true case.
ifp->ifsp()->iterateAndNext(*this); ifp->ifsp()->iterateAndNext(*this);
// If the last else is not an else if, recurse into that too. // If the last else is not an else if, recurse into that too.
if (ifp->elsesp() && !nextifp) { if (ifp->elsesp() && !nextifp) {
ifp->elsesp()->iterateAndNext(*this); ifp->elsesp()->iterateAndNext(*this);
} }
// Build a bitmask of the true predicates // Build a bitmask of the true predicates
AstNode* predp = ifp->condp()->cloneTree(false); AstNode* predp = ifp->condp()->cloneTree(false);
if (propp) { if (propp) {
@ -195,13 +195,13 @@ private:
if (ifp->elsesp() && !nextifp) { if (ifp->elsesp() && !nextifp) {
hasDefaultElse = true; hasDefaultElse = true;
} }
ifp = nextifp; ifp = nextifp;
} while (ifp); } while (ifp);
AstNode *newifp = nodep->cloneTree(false); AstNode *newifp = nodep->cloneTree(false);
bool allow_none = nodep->unique0Pragma(); bool allow_none = nodep->unique0Pragma();
// Note: if this ends with an 'else', then we don't need to validate that one of the // Note: if this ends with an 'else', then we don't need to validate that one of the
// predicates evaluates to true. // predicates evaluates to true.
AstNode* ohot = ((allow_none || hasDefaultElse) AstNode* ohot = ((allow_none || hasDefaultElse)

2
src/V3AstNodes.h
View File

@ -254,7 +254,7 @@ public:
m_uniqueNum = uniqueNumInc(); m_uniqueNum = uniqueNumInc();
} }
ASTNODE_NODE_FUNCS(DefImplicitDType) ASTNODE_NODE_FUNCS(DefImplicitDType)
virtual bool same(AstNode* samep) const { return m_uniqueNum==samep->castDefImplicitDType()->m_uniqueNum; } virtual bool same(AstNode* samep) const { return m_uniqueNum==samep->castDefImplicitDType()->m_uniqueNum; }
virtual bool similarDType(AstNodeDType* samep) const { virtual bool similarDType(AstNodeDType* samep) const {
return type()==samep->type() && same(samep); } return type()==samep->type() && same(samep); }
virtual V3Hash sameHash() const { return V3Hash(m_uniqueNum); } virtual V3Hash sameHash() const { return V3Hash(m_uniqueNum); }

6
src/V3Changed.cpp
View File

@ -111,8 +111,8 @@ private:
AstVarScope* m_vscp; // Original (non-change) variable we're change-detecting AstVarScope* m_vscp; // Original (non-change) variable we're change-detecting
AstVarScope* m_newvscp; // New (change detect) variable we're change-detecting AstVarScope* m_newvscp; // New (change detect) variable we're change-detecting
AstNode* m_varEqnp; // Original var's equation to get var value AstNode* m_varEqnp; // Original var's equation to get var value
AstNode* m_newLvEqnp; // New var's equation to read value AstNode* m_newLvEqnp; // New var's equation to read value
AstNode* m_newRvEqnp; // New var's equation to set value AstNode* m_newRvEqnp; // New var's equation to set value
uint32_t m_detects; // # detects created uint32_t m_detects; // # detects created
// CONSTANTS // CONSTANTS
@ -278,7 +278,7 @@ private:
} }
} }
virtual void visit(AstNodeMath* nodep) { virtual void visit(AstNodeMath* nodep) {
// Short-circuit // Short-circuit
} }
//-------------------- //--------------------
// Default: Just iterate // Default: Just iterate

2
src/V3EmitC.cpp
View File

@ -603,7 +603,7 @@ public:
puts(nodep->hiername()); puts(nodep->hiername());
puts(nodep->varp()->name()); puts(nodep->varp()->name());
} }
void emitCvtPackStr(AstNode* nodep) { void emitCvtPackStr(AstNode* nodep) {
if (AstConst* constp = nodep->castConst()) { if (AstConst* constp = nodep->castConst()) {
putbs("string("); putbs("string(");
putsQuoted(constp->num().toString()); putsQuoted(constp->num().toString());

6
src/V3Gate.cpp
View File

@ -1133,7 +1133,7 @@ void GateVisitor::dedupe() {
//###################################################################### //######################################################################
// Recurse through the graph, try to merge assigns // Recurse through the graph, try to merge assigns
class GateMergeAssignsGraphVisitor : public GateGraphBaseVisitor { class GateMergeAssignsGraphVisitor : public GateGraphBaseVisitor {
private: private:
@ -1145,7 +1145,7 @@ private:
V3Double0 m_numMergedAssigns; // Statistic tracking V3Double0 m_numMergedAssigns; // Statistic tracking
// assemble two Sel into one if possible // assemble two Sel into one if possible
AstSel* merge(AstSel* pre, AstSel* cur) { AstSel* merge(AstSel* pre, AstSel* cur) {
AstVarRef* preVarRefp = pre->fromp()->castVarRef(); AstVarRef* preVarRefp = pre->fromp()->castVarRef();
AstVarRef* curVarRefp = cur->fromp()->castVarRef(); AstVarRef* curVarRefp = cur->fromp()->castVarRef();
@ -1201,7 +1201,7 @@ private:
// update the graph // update the graph
{ {
// delete all inedges to lvertexp // delete all inedges to lvertexp
if (!lvertexp->inEmpty()) { if (!lvertexp->inEmpty()) {
for (V3GraphEdge* ledgep = lvertexp->inBeginp(); ledgep; ) { for (V3GraphEdge* ledgep = lvertexp->inBeginp(); ledgep; ) {
V3GraphEdge* oedgep = ledgep; V3GraphEdge* oedgep = ledgep;
ledgep = ledgep->inNextp(); ledgep = ledgep->inNextp();

2
src/V3Number.cpp
View File

@ -446,7 +446,7 @@ bool V3Number::displayedFmtLegal(char format) {
case 's': return true; case 's': return true;
case 't': return true; case 't': return true;
case 'u': return true; // Packed 2-state case 'u': return true; // Packed 2-state
case 'v': return true; // Strength case 'v': return true; // Strength
case 'x': return true; case 'x': return true;
case 'z': return true; // Packed 4-state case 'z': return true; // Packed 4-state
case '@': return true; // Packed string case '@': return true; // Packed string

2
src/V3Options.h
View File

@ -145,7 +145,7 @@ class V3Options {
bool m_oCombine; // main switch: -Ob: common icode packing bool m_oCombine; // main switch: -Ob: common icode packing
bool m_oConst; // main switch: -Oc: constant folding bool m_oConst; // main switch: -Oc: constant folding
bool m_oDedupe; // main switch: -Od: logic deduplication bool m_oDedupe; // main switch: -Od: logic deduplication
bool m_oAssemble; // main switch: -Om: assign assemble bool m_oAssemble; // main switch: -Om: assign assemble
bool m_oExpand; // main switch: -Ox: expansion of C macros bool m_oExpand; // main switch: -Ox: expansion of C macros
bool m_oFlopGater; // main switch: -Of: flop gater detection bool m_oFlopGater; // main switch: -Of: flop gater detection
bool m_oGate; // main switch: -Og: gate wire elimination bool m_oGate; // main switch: -Og: gate wire elimination

4
src/V3Order.cpp
View File

@ -242,7 +242,7 @@ struct OrderVarFanoutCmp {
}; };
//###################################################################### //######################################################################
// The class is used for propagating the clocker attribute for further // The class is used for propagating the clocker attribute for further
// avoiding marking clock signals as circular. // avoiding marking clock signals as circular.
// Transformation: // Transformation:
// while (newClockerMarked) // while (newClockerMarked)
@ -251,7 +251,7 @@ struct OrderVarFanoutCmp {
// mark LHS as clocker as well. // mark LHS as clocker as well.
// newClockerMarked = true; // newClockerMarked = true;
// //
// In addition it also check whether clock and data signals are mixed, and // In addition it also check whether clock and data signals are mixed, and
// produce a CLKDATA warning if so. // produce a CLKDATA warning if so.
// //
class OrderClkMarkVisitor : public AstNVisitor { class OrderClkMarkVisitor : public AstNVisitor {

2
src/V3Os.cpp
View File

@ -68,7 +68,7 @@ void V3Os::setenvStr(const string& envvar, const string& value, const string& wh
} }
//###################################################################### //######################################################################
// Generic filename utilities // Generic filename utilities
string V3Os::filenameFromDirBase (const string& dir, const string& basename) { string V3Os::filenameFromDirBase (const string& dir, const string& basename) {
// Don't return ./{filename} because if filename was absolute, that makes it relative // Don't return ./{filename} because if filename was absolute, that makes it relative

6
src/V3PreProc.cpp
View File

@ -323,8 +323,10 @@ void V3PreProcImp::define(FileLine* fl, const string& name, const string& value,
UINFO(4,"DEFINE '"<<name<<"' as '"<<value<<"' params '"<<params<<"'"<<endl); UINFO(4,"DEFINE '"<<name<<"' as '"<<value<<"' params '"<<params<<"'"<<endl);
if (defExists(name)) { if (defExists(name)) {
if (!(defValue(name)==value && defParams(name)==params)) { // Duplicate defs are OK if (!(defValue(name)==value && defParams(name)==params)) { // Duplicate defs are OK
fl->v3warn(REDEFMACRO,"Redefining existing define: "<<name<<", with different value: "<<value<<" "<<params); fl->v3warn(REDEFMACRO,"Redefining existing define: "<<name<<", with different value: "
defFileline(name)->v3warn(REDEFMACRO,"Previous definition is here, with value: "<<defValue(name)<<" "<<defParams(name)); <<value<<(params=="" ? "":" ")<<params);
defFileline(name)->v3warn(REDEFMACRO,"Previous definition is here, with value: "
<<defValue(name)<<(defParams(name)=="" ? "":" ")<<defParams(name));
} }
undef(name); undef(name);
} }

4
src/V3Scope.cpp
View File

@ -60,7 +60,7 @@ private:
// STATE, for passing down one level of hierarchy (may need save/restore) // STATE, for passing down one level of hierarchy (may need save/restore)
AstCell* m_aboveCellp; // Cell that instantiates this module AstCell* m_aboveCellp; // Cell that instantiates this module
AstScope* m_aboveScopep; // Scope that instantiates this scope AstScope* m_aboveScopep; // Scope that instantiates this scope
PackageScopeMap m_packageScopes; // Scopes for each package PackageScopeMap m_packageScopes; // Scopes for each package
VarScopeMap m_varScopes; // Varscopes created for each scope and var VarScopeMap m_varScopes; // Varscopes created for each scope and var
VarRefScopeSet m_varRefScopes; // Varrefs-in-scopes needing fixup when donw VarRefScopeSet m_varRefScopes; // Varrefs-in-scopes needing fixup when donw
@ -265,7 +265,7 @@ private:
// the var's referenced package etc might not be created yet. // the var's referenced package etc might not be created yet.
// So push to a list and post-correct // So push to a list and post-correct
m_varRefScopes.insert(make_pair(nodep, m_scopep)); m_varRefScopes.insert(make_pair(nodep, m_scopep));
} }
} }
virtual void visit(AstScopeName* nodep) { virtual void visit(AstScopeName* nodep) {
// If there's a %m in the display text, we add a special node that will contain the name() // If there's a %m in the display text, we add a special node that will contain the name()

6
src/V3Width.cpp
View File

@ -2181,7 +2181,7 @@ private:
// TODO Simple dtype checking, should be a more general check // TODO Simple dtype checking, should be a more general check
AstNodeArrayDType* exprArrayp = exprDTypep->skipRefp()->castUnpackArrayDType(); AstNodeArrayDType* exprArrayp = exprDTypep->skipRefp()->castUnpackArrayDType();
AstNodeArrayDType* modArrayp = modDTypep->skipRefp()->castUnpackArrayDType(); AstNodeArrayDType* modArrayp = modDTypep->skipRefp()->castUnpackArrayDType();
if (exprArrayp && modArrayp && exprArrayp->subDTypep()->skipRefp()->castIfaceRefDType() if (exprArrayp && modArrayp && exprArrayp->subDTypep()->skipRefp()->castIfaceRefDType()
&& exprArrayp->declRange().elements() != modArrayp->declRange().elements()) { && exprArrayp->declRange().elements() != modArrayp->declRange().elements()) {
int exprSize = exprArrayp->declRange().elements(); int exprSize = exprArrayp->declRange().elements();
int modSize = modArrayp->declRange().elements(); int modSize = modArrayp->declRange().elements();
@ -3555,7 +3555,7 @@ private:
} }
return patmap; return patmap;
} }
//---------------------------------------------------------------------- //----------------------------------------------------------------------
// METHODS - special type detection // METHODS - special type detection
@ -3599,7 +3599,7 @@ private:
} }
m_vup = saveVup; m_vup = saveVup;
} }
void userIterateAndNext(AstNode* nodep, WidthVP* vup) { void userIterateAndNext(AstNode* nodep, WidthVP* vup) {
if (!nodep) return; if (!nodep) return;
WidthVP* saveVup = m_vup; WidthVP* saveVup = m_vup;
{ {

2
src/VlcMain.cpp
View File

@ -179,7 +179,7 @@ int main(int argc, char** argv, char** env) {
} }
} }
} }
// Final writing shouldn't throw warnings, but... // Final writing shouldn't throw warnings, but...
V3Error::abortIfWarnings(); V3Error::abortIfWarnings();

2
src/VlcOptions.h
View File

@ -74,7 +74,7 @@ public:
bool rank() const { return m_rank; } bool rank() const { return m_rank; }
bool unlink() const { return m_unlink; } bool unlink() const { return m_unlink; }
string writeFile() const { return m_writeFile; } string writeFile() const { return m_writeFile; }
// METHODS (from main) // METHODS (from main)
static string version(); static string version();
}; };

2
src/VlcTop.cpp
View File

@ -208,7 +208,7 @@ void VlcTop::annotateOutputFiles(const string& dirname) {
v3error("Can't read "<<filename); v3error("Can't read "<<filename);
return; return;
} }
ofstream os (outfilename.c_str()); ofstream os (outfilename.c_str());
if (!os) { if (!os) {
v3fatal("Can't write "<<outfilename); v3fatal("Can't write "<<outfilename);

2
src/verilog.y
View File

@ -127,7 +127,7 @@ public:
pkgp = PARSEP->rootp()->dollarUnitPkgAddp(); pkgp = PARSEP->rootp()->dollarUnitPkgAddp();
SYMP->reinsert(pkgp, SYMP->symRootp()); // Don't push/pop scope as they're global SYMP->reinsert(pkgp, SYMP->symRootp()); // Don't push/pop scope as they're global
} else { } else {
pkgp = symp->nodep()->castPackage(); pkgp = symp->nodep()->castPackage();
} }
return pkgp; return pkgp;
} }

4
test_regress/t/t_array_packed_sysfunct.v
View File

@ -43,7 +43,7 @@ module t (/*AUTOARG*/
`checkh($increment(array_unpk), 1); `checkh($increment(array_unpk), 1);
`checkh($size (array_unpk), 2); `checkh($size (array_unpk), 2);
end end
// event counter // event counter
always @ (posedge clk) begin always @ (posedge clk) begin
cnt <= cnt + 1; cnt <= cnt + 1;
@ -165,5 +165,5 @@ module t (/*AUTOARG*/
end end
end end
end end
endmodule endmodule

6
test_regress/t/t_array_query.v
View File

@ -17,7 +17,7 @@ module t (/*AUTOARG*/
wire a = clk; wire a = clk;
wire b = 1'b0; wire b = 1'b0;
reg c; reg c;
array_test array_test_i (/*AUTOINST*/ array_test array_test_i (/*AUTOINST*/
// Inputs // Inputs
.clk (clk)); .clk (clk));
@ -46,12 +46,12 @@ module array_test
integer l; integer l;
integer r; integer r;
integer s; integer s;
always @(posedge clk) begin always @(posedge clk) begin
l = $left (a); l = $left (a);
r = $right (a); r = $right (a);
s = $size (a); s = $size (a);
`ifdef TEST_VERBOSE `ifdef TEST_VERBOSE
$write ("$left (a) = %d, $right (a) = %d, $size (a) = %d\n", l, r, s); $write ("$left (a) = %d, $right (a) = %d, $size (a) = %d\n", l, r, s);
`endif `endif

10
test_regress/t/t_assert_cover.v
View File

@ -41,7 +41,7 @@ module Test
); );
// Simple cover // Simple cover
cover property (@(posedge clk) cyc==3); cover property (@(posedge clk) cyc==3);
// With statement, in generate // With statement, in generate
generate if (1) begin generate if (1) begin
@ -51,16 +51,16 @@ module Test
// Labeled cover // Labeled cover
cyc_eq_5: cyc_eq_5:
cover property (@(posedge clk) cyc==5) $display("*COVER: Cyc==5"); cover property (@(posedge clk) cyc==5) $display("*COVER: Cyc==5");
// Using default clock // Using default clock
default clocking @(posedge clk); endclocking default clocking @(posedge clk); endclocking
cover property (cyc==6) $display("*COVER: Cyc==6"); cover property (cyc==6) $display("*COVER: Cyc==6");
// Disable statement // Disable statement
// Note () after disable are required // Note () after disable are required
cover property (@(posedge clk) disable iff (toggle) cyc==8) cover property (@(posedge clk) disable iff (toggle) cyc==8)
$display("*COVER: Cyc==8"); $display("*COVER: Cyc==8");
cover property (@(posedge clk) disable iff (!toggle) cyc==8) cover property (@(posedge clk) disable iff (!toggle) cyc==8)
$stop; $stop;
@ -86,7 +86,7 @@ module Test
disable iff (!toggle) disable iff (!toggle)
cyc==5; cyc==5;
endproperty endproperty
cover property (C1) $display("*COVER: Cyc==5"); cover property (C1) $display("*COVER: Cyc==5");
// Using covergroup // Using covergroup
// Note a covergroup is really inheritance of a special system "covergroup" class. // Note a covergroup is really inheritance of a special system "covergroup" class.

12
test_regress/t/t_assign_inline.v
View File

@ -1,4 +1,4 @@
// DESCRIPTION: Verilator: Verilog Test module // DESCRIPTION: Verilator: Verilog Test module
// //
// This file ONLY is placed into the Public Domain, for any use, // This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2015 by Mike Thyer. // without warranty, 2015 by Mike Thyer.
@ -8,17 +8,17 @@ module t (/*AUTOARG*/
clk clk
); );
input clk; input clk;
int cycle=0; int cycle=0;
// verilator lint_off UNOPTFLAT // verilator lint_off UNOPTFLAT
reg [7:0] a_r; reg [7:0] a_r;
wire [7:0] a_w; wire [7:0] a_w;
reg [7:0] b_r; reg [7:0] b_r;
reg [7:0] c_d_r, c_q_r; reg [7:0] c_d_r, c_q_r;
assign a_w = a_r; assign a_w = a_r;
always @(*) begin always @(*) begin
a_r = 0; a_r = 0;
b_r = a_w; // Substituting the a_w assignment to get b_r = 0 is wrong, as a_r is not "complete" b_r = a_w; // Substituting the a_w assignment to get b_r = 0 is wrong, as a_r is not "complete"
@ -32,7 +32,7 @@ module t (/*AUTOARG*/
if (cycle==0) begin if (cycle==0) begin
c_q_r <= 8'b0; c_q_r <= 8'b0;
end end
else begin else begin
c_q_r <= c_d_r+1; c_q_r <= c_d_r+1;
`ifdef TEST_VERBOSE `ifdef TEST_VERBOSE
$display("[%0t] a_r=%0d, b_r=%0d", $time, a_r, b_r); // a_r and b_r should always be the same $display("[%0t] a_r=%0d, b_r=%0d", $time, a_r, b_r); // a_r and b_r should always be the same

8
test_regress/t/t_bench_mux4k.v
View File

@ -27,7 +27,7 @@ module t (/*AUTOARG*/
// Beginning of automatic wires (for undeclared instantiated-module outputs) // Beginning of automatic wires (for undeclared instantiated-module outputs)
wire [`DATA_WIDTH-1:0] datao; // From mux4096 of mux4096.v wire [`DATA_WIDTH-1:0] datao; // From mux4096 of mux4096.v
// End of automatics // End of automatics
reg [`DATA_WIDTH*`MUX1_SIZE*`MUX2_SIZE-1:0] datai; reg [`DATA_WIDTH*`MUX1_SIZE*`MUX2_SIZE-1:0] datai;
reg [`ADDR_WIDTH-1:0] addr; reg [`ADDR_WIDTH-1:0] addr;
@ -130,7 +130,7 @@ module mux4096_1bit
.C(F), .C(F),
.datai(data0), .datai(data0),
.datao(datao)); .datao(datao));
endmodule endmodule
module mux64 module mux64
@ -147,12 +147,12 @@ module mux64
wire [63:0] colSelC = { {16{C[3]}}, {16{C[2]}}, {16{C[1]}}, {16{C[0]}}}; wire [63:0] colSelC = { {16{C[3]}}, {16{C[2]}}, {16{C[1]}}, {16{C[0]}}};
wire [MUX_SIZE-1:0] data_bus; wire [MUX_SIZE-1:0] data_bus;
// Note each of these becomes a separate wire. // Note each of these becomes a separate wire.
//.colSelA(colSelA[MUX_SIZE-1:0]), //.colSelA(colSelA[MUX_SIZE-1:0]),
//.colSelB(colSelB[MUX_SIZE-1:0]), //.colSelB(colSelB[MUX_SIZE-1:0]),
//.colSelC(colSelC[MUX_SIZE-1:0]), //.colSelC(colSelC[MUX_SIZE-1:0]),
drv drv[MUX_SIZE-1:0] drv drv[MUX_SIZE-1:0]
(.colSelA(colSelA[MUX_SIZE-1:0]), (.colSelA(colSelA[MUX_SIZE-1:0]),
.colSelB(colSelB[MUX_SIZE-1:0]), .colSelB(colSelB[MUX_SIZE-1:0]),

2
test_regress/t/t_bench_synmul.pl
View File

@ -11,7 +11,7 @@ top_filename("t/t_math_synmul.v");
$Self->{cycles} = $Self->{benchmark}||0; $Self->{cycles} = $Self->{benchmark}||0;
$Self->{cycles} = 100 if $Self->{cycles}<100; $Self->{cycles} = 100 if $Self->{cycles}<100;
$Self->{sim_time} = $Self->{cycles}*100; $Self->{sim_time} = $Self->{cycles}*100;
compile ( compile (

2
test_regress/t/t_case_dupitems.v
View File

@ -71,7 +71,7 @@ module Test (/*AUTOARG*/
output reg [1:0] out; output reg [1:0] out;
always @* begin always @* begin
// bug99: Internal Error: ../V3Ast.cpp:495: New node already linked? // bug99: Internal Error: ../V3Ast.cpp:495: New node already linked?
case (in[1:0]) case (in[1:0])
2'd0, 2'd1, 2'd2, 2'd3: begin 2'd0, 2'd1, 2'd2, 2'd3: begin
out = in; out = in;
end end

2
test_regress/t/t_case_huge_sub3.v
View File

@ -5,7 +5,7 @@
module t_case_huge_sub3 (/*AUTOARG*/ module t_case_huge_sub3 (/*AUTOARG*/
// Outputs // Outputs
outr, outr,
// Inputs // Inputs
clk, index clk, index
); );

10
test_regress/t/t_case_reducer.v
View File

@ -73,7 +73,7 @@ module Test
// Outputs // Outputs
output wire [6:0] out output wire [6:0] out
); );
wire [6:0] clz_a; wire [6:0] clz_a;
wire [6:0] clz_b; wire [6:0] clz_b;
@ -89,10 +89,10 @@ module Test
.data_i (operand_b), .data_i (operand_b),
.out (clz_b)); .out (clz_b));
assign out = clz_a - clz_b; assign out = clz_a - clz_b;
`ifdef TEST_VERBOSE `ifdef TEST_VERBOSE
always @(posedge clk) always @(posedge clk)
$display("Out(%x) = clz_a(%x) - clz_b(%x)", out, clz_a, clz_b); $display("Out(%x) = clz_a(%x) - clz_b(%x)", out, clz_a, clz_b);
`endif `endif
endmodule endmodule
@ -231,7 +231,7 @@ module clz(
8'b0000_0000 : clz_byte0 = 3'b111; 8'b0000_0000 : clz_byte0 = 3'b111;
default : clz_byte0 = 3'bxxx; default : clz_byte0 = 3'bxxx;
endcase endcase
always @* always @*
case (data_i) case (data_i)
`def_1xxx_xxxx : clz_byte1 = 3'b000; `def_1xxx_xxxx : clz_byte1 = 3'b000;

4
test_regress/t/t_cellarray.v
View File

@ -5,7 +5,7 @@
// //
// change these two parameters to see the speed differences // change these two parameters to see the speed differences
`define DATA_WIDTH 8 `define DATA_WIDTH 8
`define REP_COUNT4 `DATA_WIDTH/4 `define REP_COUNT4 `DATA_WIDTH/4
`define REP_COUNT2 `DATA_WIDTH/2 `define REP_COUNT2 `DATA_WIDTH/2
@ -17,7 +17,7 @@ module t (/*AUTOARG*/
input clk; input clk;
reg [3:0] count4 = 0; reg [3:0] count4 = 0;
reg [1:0] count2 = 0; reg [1:0] count2 = 0;
reg [`DATA_WIDTH-1:0] a = {`REP_COUNT4{4'b0000}}; reg [`DATA_WIDTH-1:0] a = {`REP_COUNT4{4'b0000}};
reg [`DATA_WIDTH-1:0] b = {`REP_COUNT4{4'b1111}}; reg [`DATA_WIDTH-1:0] b = {`REP_COUNT4{4'b1111}};
reg [`DATA_WIDTH-1:0] c = {`REP_COUNT4{4'b1111}}; reg [`DATA_WIDTH-1:0] c = {`REP_COUNT4{4'b1111}};

2
test_regress/t/t_clk_2in.pl
View File

@ -11,7 +11,7 @@ compile (
make_top_shell => 0, make_top_shell => 0,
make_main => 0, make_main => 0,
verilator_flags2 => ["--exe","$Self->{t_dir}/$Self->{name}.cpp"], verilator_flags2 => ["--exe","$Self->{t_dir}/$Self->{name}.cpp"],
vcs_flags2 => ['-assert'], vcs_flags2 => ['-assert'],
); );
execute ( execute (

2
test_regress/t/t_clk_concat6.v
View File

@ -11,7 +11,7 @@ module some_module (
logic [ 1 : 0 ] some_state; logic [ 1 : 0 ] some_state;
logic [1:0] some_other_state; logic [1:0] some_other_state;
logic the_clk; logic the_clk;
assign the_clk = i_clks[3]; assign the_clk = i_clks[3];
always @(posedge the_clk) begin always @(posedge the_clk) begin

4
test_regress/t/t_clocker.v
View File

@ -38,7 +38,7 @@ module t (/*AUTOARG*/
assign clk_final = clk_3[0]; assign clk_final = clk_3[0];
// the following two assignment triggers the CLKDATA warning // the following two assignment triggers the CLKDATA warning
// because on LHS there are a mix of signals both CLOCK and // because on LHS there are a mix of signals both CLOCK and
// DATA // DATA
/* verilator lint_off CLKDATA */ /* verilator lint_off CLKDATA */
assign res8 = {clk_3, 1'b0, clk_4}; assign res8 = {clk_3, 1'b0, clk_4};
@ -46,7 +46,7 @@ module t (/*AUTOARG*/
/* verilator lint_on CLKDATA */ /* verilator lint_on CLKDATA */
initial initial
count = 0; count = 0;

2
test_regress/t/t_concat_opt.v
View File

@ -3,7 +3,7 @@
// This file ONLY is placed into the Public Domain, for any use, // This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2004 by Jie Xu. // without warranty, 2004 by Jie Xu.
// //
// The test was added together with the concat optimization. // The test was added together with the concat optimization.
module t (/*AUTOARG*/ module t (/*AUTOARG*/
// Inputs // Inputs

2
test_regress/t/t_const_overflow_bad.v
View File

@ -10,7 +10,7 @@ module t (/*AUTOARG*/);
parameter [200:0] SMALLH = 8'habc; // One to many digits parameter [200:0] SMALLH = 8'habc; // One to many digits
parameter [200:0] SMALLO = 6'o1234; // One to many digits parameter [200:0] SMALLO = 6'o1234; // One to many digits
parameter [200:0] SMALLB = 3'b1111; // One to many digits parameter [200:0] SMALLB = 3'b1111; // One to many digits
// We'll allow this though; no reason to be cruel // We'll allow this though; no reason to be cruel
parameter [200:0] OKH = 8'h000000001; parameter [200:0] OKH = 8'h000000001;

2
test_regress/t/t_cover_sva_notflat.v
View File

@ -54,6 +54,6 @@ module Test
// verilator no_inline_module // verilator no_inline_module
// Labeled cover // Labeled cover
cyc_eq_5: cover property (@(posedge clk) cyc==5) $display("*COVER: Cyc==5"); cyc_eq_5: cover property (@(posedge clk) cyc==5) $display("*COVER: Cyc==5");
endmodule endmodule

4
test_regress/t/t_display.pl
View File

@ -31,8 +31,8 @@ q{[0] In top.t: Hi
[0] %X=00c %0X=c %X=00abbbbcccc %0X=abbbbcccc %X=00abc1234567812345678 %0X=abc1234567812345678 [0] %X=00c %0X=c %X=00abbbbcccc %0X=abbbbcccc %X=00abc1234567812345678 %0X=abc1234567812345678
[0] %C=m %0C=m [0] %C=m %0C=m
[0] %c=m %0c=m [0] %c=m %0c=m
[0] %v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 [0] %v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 <
[0] %V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 [0] %V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 <
[0] %p='hc %0p='hc %p='habbbbcccc %0p='habbbbcccc %p='habc1234567812345678 %0p='habc1234567812345678 [0] %p='hc %0p='hc %p='habbbbcccc %0p='habbbbcccc %p='habc1234567812345678 %0p='habc1234567812345678
[0] %P='hc %0P='hc %P='habbbbcccc %0P='habbbbcccc %P='habc1234567812345678 %0P='habc1234567812345678 [0] %P='hc %0P='hc %P='habbbbcccc %0P='habbbbcccc %P='habc1234567812345678 %0P='habc1234567812345678
[0] %P="sv-str" [0] %P="sv-str"

4
test_regress/t/t_display.v
View File

@ -52,9 +52,9 @@ module t;
"a"+nine, "a"+nine); "a"+nine, "a"+nine);
// verilator lint_on WIDTH // verilator lint_on WIDTH
$display("[%0t] %%v=%v %%0v=%0v %%v=%v %%0v=%0v %%v=%v %%0v=%0v", $time, $display("[%0t] %%v=%v %%0v=%0v %%v=%v %%0v=%0v %%v=%v %%0v=%0v <", $time,
nine, nine, quad, quad, wide, wide); nine, nine, quad, quad, wide, wide);
$display("[%0t] %%V=%V %%0V=%0V %%V=%V %%0V=%0V %%V=%V %%0V=%0V", $time, $display("[%0t] %%V=%V %%0V=%0V %%V=%V %%0V=%0V %%V=%V %%0V=%0V <", $time,
nine, nine, quad, quad, wide, wide); nine, nine, quad, quad, wide, wide);
$display("[%0t] %%p=%p %%0p=%0p %%p=%p %%0p=%0p %%p=%p %%0p=%0p", $time, $display("[%0t] %%p=%p %%0p=%0p %%p=%p %%0p=%0p %%p=%p %%0p=%0p", $time,
nine, nine, quad, quad, wide, wide); nine, nine, quad, quad, wide, wide);

4
test_regress/t/t_display_noopt.pl
View File

@ -34,8 +34,8 @@ q{[0] In top.t: Hi
[0] %X=00c %0X=c %X=00abbbbcccc %0X=abbbbcccc %X=00abc1234567812345678 %0X=abc1234567812345678 [0] %X=00c %0X=c %X=00abbbbcccc %0X=abbbbcccc %X=00abc1234567812345678 %0X=abc1234567812345678
[0] %C=m %0C=m [0] %C=m %0C=m
[0] %c=m %0c=m [0] %c=m %0c=m
[0] %v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 [0] %v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0v=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 <
[0] %V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 [0] %V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St0 St1 St1 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 St1 St1 St0 St0 %V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 %0V=St0 St0 St0 St0 St0 St1 St0 St1 St0 St1 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 St0 St0 St0 St1 St0 St0 St1 St0 St0 St0 St1 St1 St0 St1 St0 St0 St0 St1 St0 St1 St0 St1 St1 St0 St0 St1 St1 St1 St1 St0 St0 St0 <
[0] %p='hc %0p='hc %p='habbbbcccc %0p='habbbbcccc %p='habc1234567812345678 %0p='habc1234567812345678 [0] %p='hc %0p='hc %p='habbbbcccc %0p='habbbbcccc %p='habc1234567812345678 %0p='habc1234567812345678
[0] %P='hc %0P='hc %P='habbbbcccc %0P='habbbbcccc %P='habc1234567812345678 %0P='habc1234567812345678 [0] %P='hc %0P='hc %P='habbbbcccc %0P='habbbbcccc %P='habc1234567812345678 %0P='habc1234567812345678
[0] %P="sv-str" [0] %P="sv-str"

26
test_regress/t/t_dist_manifest.pl
View File

@ -11,16 +11,7 @@ my $root = "..";
my $Debug; my $Debug;
### Must trim output before and after our file list ### Must trim output before and after our file list
`cd $root && make dist-file-list`; my %files = %{get_manifest_files($root)};
my $manifest_files = `cd $root && make dist-file-list`;
$manifest_files =~ s!.*begin-dist-file-list:!!sg;
$manifest_files =~ s!end-dist-file-list:.*$!!sg;
print "MF $manifest_files\n";
my %files;
foreach my $file (split /\s+/,$manifest_files) {
next if $file eq '';
$files{$file} |= 1;
}
my $all_files = `cd $root && find . -type f -print`; my $all_files = `cd $root && find . -type f -print`;
foreach my $file (split /\s+/,$all_files) { foreach my $file (split /\s+/,$all_files) {
@ -70,3 +61,18 @@ if (keys %warns) {
ok(1); ok(1);
1; 1;
sub get_manifest_files {
my $root = shift;
`cd $root && make dist-file-list`;
my $manifest_files = `cd $root && make dist-file-list`;
$manifest_files =~ s!.*begin-dist-file-list:!!sg;
$manifest_files =~ s!end-dist-file-list:.*$!!sg;
print "MF $manifest_files\n";
my %files;
foreach my $file (split /\s+/,$manifest_files) {
next if $file eq '';
$files{$file} |= 1;
}
return \%files;
}

51
test_regress/t/t_dist_whitespace.pl Executable file
View File

@ -0,0 +1,51 @@
#!/usr/bin/perl
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2003 by Wilson Snyder. This program is free software; you can
# redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
my $root = "..";
my $Debug;
### Must trim output before and after our file list
my %files = %{get_manifest_files($root)};
foreach my $file (sort keys %files) {
my $contents = file_contents("$root/$file");
if ($file =~ /\.out$/) {
# Ignore golden files
} elsif ($contents =~ /[\001\002\003\004\005\006]/) {
# Ignore binrary files
} elsif ($contents =~ /[ \t]\n/) {
$warns{$file} = "File contains trailing whitespace: $file";
}
}
if (keys %warns) {
# First warning lists everything as that's shown in the driver summary
$Self->error("Files have whitespace errors: ",join(' ',sort keys %warns));
foreach my $file (sort keys %warns) {
$Self->error($warns{$file});
}
}
ok(1);
1;
sub get_manifest_files {
my $root = shift;
`cd $root && make dist-file-list`;
my $manifest_files = `cd $root && make dist-file-list`;
$manifest_files =~ s!.*begin-dist-file-list:!!sg;
$manifest_files =~ s!end-dist-file-list:.*$!!sg;
print "MF $manifest_files\n";
my %files;
foreach my $file (split /\s+/,$manifest_files) {
next if $file eq '';
$files{$file} |= 1;
}
return \%files;
}

2
test_regress/t/t_dpi_context.v
View File

@ -45,7 +45,7 @@ module sub (input integer inst);
result = dpic_save(23+inst); result = dpic_save(23+inst);
if (result==0) $stop; if (result==0) $stop;
endtask endtask
task test2; task test2;
if (dpic_restore() != 23+inst) $stop; if (dpic_restore() != 23+inst) $stop;
endtask endtask

20
test_regress/t/t_dpi_display.pl
View File

@ -14,16 +14,16 @@ compile (
execute ( execute (
check_finished=>1, check_finished=>1,
expect=>quotemeta( expect=>quotemeta(
q{dpii_display_call: q{dpii_display_call: ''
dpii_display_call: c dpii_display_call: 'c'
dpii_display_call: co dpii_display_call: 'co'
dpii_display_call: cons dpii_display_call: 'cons'
dpii_display_call: constant dpii_display_call: 'constant'
dpii_display_call: constant_value dpii_display_call: 'constant_value'
one10=0000000a one10=0000000a
dpii_display_call: one10=0000000a dpii_display_call: 'one10=0000000a'
Mod=top.t 16= 10 10=0000000a Mod=top.t 16= 10 10=0000000a
dpii_display_call: Mod=top.t 16= 10 10=0000000a dpii_display_call: 'Mod=top.t 16= 10 10=0000000a'
*-* All Finished *-* *-* All Finished *-*
}), }),
); );

8
test_regress/t/t_dpi_display.v
View File

@ -26,10 +26,10 @@ module t ();
$dpii_display("constant_value"); $dpii_display("constant_value");
a = $c("10"); // Don't optimize away "a" a = $c("10"); // Don't optimize away "a"
$display ("one10=%x ",a); // Check single arg $display ("one10=%x",a); // Check single arg
$dpii_display("one10=%x ",a); $dpii_display("one10=%x",a);
$display ("Mod=%m 16=%d 10=%x ",a,a); // Check multiarg $display ("Mod=%m 16=%d 10=%x",a,a); // Check multiarg
$dpii_display("Mod=%m 16=%d 10=%x ",a,a); $dpii_display("Mod=%m 16=%d 10=%x",a,a);
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;

2
test_regress/t/t_dpi_display_c.cpp
View File

@ -38,5 +38,5 @@ extern "C" {
//====================================================================== //======================================================================
void dpii_display_call(const char* c) { void dpii_display_call(const char* c) {
VL_PRINTF("dpii_display_call: %s\n", c); VL_PRINTF("dpii_display_call: '%s'\n", c);
} }

2
test_regress/t/t_dpi_imp_gen.v
View File

@ -29,5 +29,5 @@ module t (/*AUTOARG*/
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;
end end
endmodule endmodule

2
test_regress/t/t_dpi_shortcircuit2.v
View File

@ -51,7 +51,7 @@ module t (/*AUTOARG*/);
for (i=0; i<64; i++) begin for (i=0; i<64; i++) begin
if (i[0]) if (i[0])
j = 0; j = 0;
else else
j = {31'b0, dpii_inc1(0)}; j = {31'b0, dpii_inc1(0)};
k = k + j; k = k + j;
end end

6
test_regress/t/t_dpi_vams.v
View File

@ -15,12 +15,12 @@ module t (/*AUTOARG*/
input in; input in;
wreal in; wreal in;
output out; output out;
wreal out; wreal out;
import "DPI-C" context function void dpii_call(input real in, output real out); import "DPI-C" context function void dpii_call(input real in, output real out);
initial begin initial begin
dpii_call(in,out); dpii_call(in,out);
$finish; $finish;
end end

2
test_regress/t/t_embed1.pl
View File

@ -20,7 +20,7 @@ mkdir $child_dir;
top_filename => "$Self->{name}_child.v", top_filename => "$Self->{name}_child.v",
verilator_flags => ["-cc", "-Mdir", "${child_dir}", "--debug-check"], verilator_flags => ["-cc", "-Mdir", "${child_dir}", "--debug-check"],
); );
$Self->_run(logfile=>"${child_dir}/vlt_compile.log", $Self->_run(logfile=>"${child_dir}/vlt_compile.log",
cmd=>\@cmdargs); cmd=>\@cmdargs);

2
test_regress/t/t_embed1_c.cpp
View File

@ -64,7 +64,7 @@ Vt_embed1_child* __get_modelp() {
vl_fatal(__FILE__,__LINE__,__FILE__,"svPutUserData failed"); vl_fatal(__FILE__,__LINE__,__FILE__,"svPutUserData failed");
} }
} }
return (Vt_embed1_child*)(__modelp); return (Vt_embed1_child*)(__modelp);
} }
void t_embed_child_initial() { void t_embed_child_initial() {

2
test_regress/t/t_embed1_child.v
View File

@ -20,7 +20,7 @@ module t_embed1_child (/*AUTOARG*/
output did_init_out; output did_init_out;
input is_ref; input is_ref;
reg did_init; initial did_init = 0; reg did_init; initial did_init = 0;
initial begin initial begin
did_init = 1; did_init = 1;

4
test_regress/t/t_embed1_wrap.v
View File

@ -22,8 +22,8 @@ module t_embed1_wrap (/*AUTOARG*/
input [123:0] wide_in; input [123:0] wide_in;
input is_ref; input is_ref;
// End of automatics // End of automatics
`ifdef verilator `ifdef verilator
// Import $t_embed_child__initial etc as a DPI function // Import $t_embed_child__initial etc as a DPI function
`endif `endif

6
test_regress/t/t_enum_large_methods.v
View File

@ -31,13 +31,13 @@ module t (/*AUTOARG*/
end end
else if (cyc==1) begin else if (cyc==1) begin
`checks(e.name, "E01"); `checks(e.name, "E01");
`checkh(e.next, ELARGE); `checkh(e.next, ELARGE);
e <= ELARGE; e <= ELARGE;
end end
else if (cyc==3) begin else if (cyc==3) begin
`checks(e.name, "ELARGE"); `checks(e.name, "ELARGE");
`checkh(e.next, E01); `checkh(e.next, E01);
`checkh(e.prev, E01); `checkh(e.prev, E01);
e <= E01; e <= E01;
end end
else if (cyc==20) begin else if (cyc==20) begin

50
test_regress/t/t_enum_type_methods.v
View File

@ -31,13 +31,13 @@ module t (/*AUTOARG*/
`checkh(e.first, E01); `checkh(e.first, E01);
`checkh(e.last, E04); `checkh(e.last, E04);
`checkh(e.last(), E04); `checkh(e.last(), E04);
`checkh(e.next, E04); `checkh(e.next, E04);
`checkh(e.next(), E04); `checkh(e.next(), E04);
`checkh(e.next(1), E04); `checkh(e.next(1), E04);
//Unsup: `checkh(e.next(2), E01); //Unsup: `checkh(e.next(2), E01);
`checkh(e.prev, E01); `checkh(e.prev, E01);
`checkh(e.prev(1), E01); `checkh(e.prev(1), E01);
//Unsup: `checkh(e.prev(2), E04); //Unsup: `checkh(e.prev(2), E04);
`checkh(e.num, 3); `checkh(e.num, 3);
`checks(e.name, "E03"); `checks(e.name, "E03");
// //
@ -59,32 +59,32 @@ module t (/*AUTOARG*/
end end
else if (cyc==1) begin else if (cyc==1) begin
`checks(e.name, "E01"); `checks(e.name, "E01");
`checkh(e.next, E03); `checkh(e.next, E03);
`checkh(e.next(1), E03); `checkh(e.next(1), E03);
//Unsup: `checkh(e.next(2), E04); //Unsup: `checkh(e.next(2), E04);
`checkh(e.prev, E04); `checkh(e.prev, E04);
`checkh(e.prev(1), E04); `checkh(e.prev(1), E04);
//Unsup: `checkh(e.prev(2), E03); //Unsup: `checkh(e.prev(2), E03);
e <= E03; e <= E03;
end end
else if (cyc==2) begin else if (cyc==2) begin
`checks(e.name, "E03"); `checks(e.name, "E03");
`checkh(e.next, E04); `checkh(e.next, E04);
`checkh(e.next(1), E04); `checkh(e.next(1), E04);
//Unsup: `checkh(e.next(2), E01); //Unsup: `checkh(e.next(2), E01);
`checkh(e.prev, E01); `checkh(e.prev, E01);
`checkh(e.prev(1), E01); `checkh(e.prev(1), E01);
//Unsup: `checkh(e.prev(2), E04); //Unsup: `checkh(e.prev(2), E04);
e <= E04; e <= E04;
end end
else if (cyc==3) begin else if (cyc==3) begin
`checks(e.name, "E04"); `checks(e.name, "E04");
`checkh(e.next, E01); `checkh(e.next, E01);
`checkh(e.next(1), E01); `checkh(e.next(1), E01);
//Unsup: `checkh(e.next(2), E03); //Unsup: `checkh(e.next(2), E03);
`checkh(e.prev, E03); `checkh(e.prev, E03);
`checkh(e.prev(1), E03); `checkh(e.prev(1), E03);
//Unsup: `checkh(e.prev(2), E01); //Unsup: `checkh(e.prev(2), E01);
e <= E01; e <= E01;
end end
else if (cyc==99) begin else if (cyc==99) begin

2
test_regress/t/t_for_init_bug.v
View File

@ -29,7 +29,7 @@ module t (/*AUTOARG*/
//Bit zero is always enabled //Bit zero is always enabled
priority_mask[0]=1'b0; priority_mask[0]=1'b0;
end end
endmodule endmodule
// Local Variables: // Local Variables:

2
test_regress/t/t_func_begin2.v
View File

@ -4,7 +4,7 @@
// without warranty, 2012 by Wilson Snyder. // without warranty, 2012 by Wilson Snyder.
module init; module init;
task t1; task t1;
reg ba,bb,bc,bd,be,bf,bg,bh,bi,bj,bk,bl,bm,bn,bo,bp,bq,br,bs,bt,bu,bv,bw,bx,by,bz; reg ba,bb,bc,bd,be,bf,bg,bh,bi,bj,bk,bl,bm,bn,bo,bp,bq,br,bs,bt,bu,bv,bw,bx,by,bz;
reg ca,cb,cc,cd,ce,cf,cg,ch,ci,cj,ck,cl,cm,cn,co,cp,cq,cr,cs,ct,cu,cv,cw,cx,cy,cz; reg ca,cb,cc,cd,ce,cf,cg,ch,ci,cj,ck,cl,cm,cn,co,cp,cq,cr,cs,ct,cu,cv,cw,cx,cy,cz;

2
test_regress/t/t_func_const_bad.v
View File

@ -15,7 +15,7 @@ module t;
// Speced Illegal: void // Speced Illegal: void
// Speced Illegal: dotted // Speced Illegal: dotted
localparam EIGHT = 8; localparam EIGHT = 8;
localparam B2 = f_bad_dotted(2); localparam B2 = f_bad_dotted(2);
function integer f_bad_dotted(input [31:0] a); function integer f_bad_dotted(input [31:0] a);

4
test_regress/t/t_func_noinl.v
View File

@ -89,12 +89,12 @@ module Test (/*AUTOARG*/
for (i = 0; i < 32; i = i + 1) for (i = 0; i < 32; i = i + 1)
if (var2[i]) begin if (var2[i]) begin
product1 = { {31*2+1-32{1'b0}}, var1} << i; product1 = { {31*2+1-32{1'b0}}, var1} << i;
product2 = product2 ^ product1; product2 = product2 ^ product1;
end end
no_inline_function = 0; no_inline_function = 0;
for (i= 0; i < 31; i = i + 1 ) for (i= 0; i < 31; i = i + 1 )
no_inline_function[i+1] = no_inline_function[i] ^ product2[i] ^ var1[i]; no_inline_function[i+1] = no_inline_function[i] ^ product2[i] ^ var1[i];
end end
endfunction endfunction

4
test_regress/t/t_func_wide_out_bad.v
View File

@ -7,9 +7,9 @@ module t ();
parameter MSG_PORT_WIDTH = 4350; parameter MSG_PORT_WIDTH = 4350;
localparam PAYLOAD_MAX_BITS = 4352; localparam PAYLOAD_MAX_BITS = 4352;
reg [MSG_PORT_WIDTH-1:0] msg; reg [MSG_PORT_WIDTH-1:0] msg;
initial begin initial begin
// Operator TASKREF 'func' expects 4352 bits on the Function Argument, but Function Argument's VARREF 'msg' generates 4350 bits. // Operator TASKREF 'func' expects 4352 bits on the Function Argument, but Function Argument's VARREF 'msg' generates 4350 bits.
// verilator lint_off WIDTH // verilator lint_off WIDTH

2
test_regress/t/t_gate_unsup.v
View File

@ -17,7 +17,7 @@ module t (/*AUTOARG*/);
rpmos (rp0, d, en); rpmos (rp0, d, en);
rtran (rt0, d); rtran (rt0, d);
tran (tr0, d); tran (tr0, d);
rtranif0 (r00, d, en); rtranif0 (r00, d, en);
rtranif1 (r10, d, en); rtranif1 (r10, d, en);

2
test_regress/t/t_gen_inc.v
View File

@ -110,5 +110,5 @@ module t (/*AUTOARG*/
$finish; $finish;
end end
end end
endmodule endmodule

4
test_regress/t/t_gen_missing.v
View File

@ -22,7 +22,7 @@ module foobar
FOO_TYPE = 1 FOO_TYPE = 1
) )
( (
input wire[FOO_NUM-1:0] foo, input wire[FOO_NUM-1:0] foo,
output wire[FOO_NUM-1:0] bar); output wire[FOO_NUM-1:0] bar);
@ -51,7 +51,7 @@ endmodule
module foo0(input wire x, output wire y); module foo0(input wire x, output wire y);
assign y = ~x; assign y = ~x;
initial begin initial begin
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;

4
test_regress/t/t_inst_array_partial.v
View File

@ -79,7 +79,7 @@ module t (/*AUTOARG*/
$finish; $finish;
end end
end end
endmodule // t endmodule // t
@ -89,5 +89,5 @@ module sub
output wire bitout); output wire bitout);
assign bitout = (^ twobits) ^ (^ allbits); assign bitout = (^ twobits) ^ (^ allbits);
endmodule // sub endmodule // sub

2
test_regress/t/t_inst_dtree.v
View File

@ -8,7 +8,7 @@ module t (/*AUTOARG*/
clk clk
); );
input clk; input clk;
`ifdef INLINE_A //verilator inline_module `ifdef INLINE_A //verilator inline_module
`else //verilator no_inline_module `else //verilator no_inline_module
`endif `endif

2
test_regress/t/t_inst_signed.v
View File

@ -14,7 +14,7 @@ module t (/*AUTOARG*/
wire signed [7:0] sgn_wide; wire signed [7:0] sgn_wide;
wire [7:0] unsgn_wide; wire [7:0] unsgn_wide;
// The instantiation will Z extend, not sign extend // The instantiation will Z extend, not sign extend
// verilator lint_off WIDTH // verilator lint_off WIDTH
sub sub (.clk, sub sub (.clk,

2
test_regress/t/t_inst_slice.v
View File

@ -63,7 +63,7 @@ module Test
output logic [1:0] o [3:0], output logic [1:0] o [3:0],
//but this works //but this works
//logic [N-1:0] o //logic [N-1:0] o
input [1:0] i); input [1:0] i);
parameter N = 4; parameter N = 4;

8
test_regress/t/t_lint_blksync_bad.v
View File

@ -20,14 +20,14 @@ module t (/*AUTOARG*/
reg combo_nblk; reg combo_nblk;
always @(posedge clk) begin always @(posedge clk) begin
sync_blk = 1'b1; sync_blk = 1'b1;
sync_blk2 = 1'b1; // Only warn once per block sync_blk2 = 1'b1; // Only warn once per block
sync_nblk <= 1'b1; sync_nblk <= 1'b1;
end end
always @* begin always @* begin
combo_blk = 1'b1; combo_blk = 1'b1;
combo_nblk <= 1'b1; combo_nblk <= 1'b1;
end end
always @(posedge clk) begin always @(posedge clk) begin

2
test_regress/t/t_lint_blksync_loop.v
View File

@ -26,7 +26,7 @@ module t (/*AUTOARG*/
// End of automatics // End of automatics
reg_1r1w #(.WIDTH(32), .DEPTH(256), .ADRWID(8)) reg_1r1w #(.WIDTH(32), .DEPTH(256), .ADRWID(8))
sub sub
(/*AUTOINST*/ (/*AUTOINST*/
// Outputs // Outputs
.data_out (data_out[31:0]), .data_out (data_out[31:0]),

4
test_regress/t/t_lint_inherit.v
View File

@ -29,7 +29,7 @@ module m1
input d, input d,
output wire [1:0] q output wire [1:0] q
); );
m2 m2 (/*AUTOINST*/ m2 m2 (/*AUTOINST*/
// Outputs // Outputs
.q (q[1:0]), .q (q[1:0]),
@ -47,7 +47,7 @@ module m2
output reg [1:0] q output reg [1:0] q
// verilator lint_on UNOPT // verilator lint_on UNOPT
); );
always @* begin always @* begin
q[1] = d; q[1] = d;
end end

2
test_regress/t/t_lint_multidriven_bad.v
View File

@ -33,5 +33,5 @@ module t (/*AUTOARG*/
always @(negedge clk) begin always @(negedge clk) begin
out2[15:8] <= d0; out2[15:8] <= d0;
end end
endmodule endmodule

2
test_regress/t/t_lint_unsup_deassign.v
View File

@ -9,7 +9,7 @@ module t
); );
integer q; integer q;
always @(*) always @(*)
if (rst) if (rst)
assign q = 0; assign q = 0;

4
test_regress/t/t_lint_unsup_mixed.v
View File

@ -11,13 +11,13 @@ module t
); );
integer q; integer q;
// bug1120 // bug1120
always @ (a or posedge clk) always @ (a or posedge clk)
begin begin
if (a) if (a)
q = 0; q = 0;
else else
q = q + 1; q = q + 1;
end end

2
test_regress/t/t_lint_unused_bad.v
View File

@ -21,7 +21,7 @@ module sub;
assign udrb2[15] = 0; assign udrb2[15] = 0;
assign udrb2[12] = 0; assign udrb2[12] = 0;
assign udrb2[10] = 0; assign udrb2[10] = 0;
wire unu3; // Totally unused wire unu3; // Totally unused
wire [3:0] mixed; // [3] unused & undr, [2] unused, [1] undr, [0] ok wire [3:0] mixed; // [3] unused & undr, [2] unused, [1] undr, [0] ok

26
test_regress/t/t_math_msvc_64.v
View File

@ -10,8 +10,8 @@ module t (/*AUTOARG*/
input clk; input clk;
integer cyc=0; integer cyc=0;
reg [89:0] in; reg [89:0] in;
/*AUTOWIRE*/ /*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs) // Beginning of automatic wires (for undeclared instantiated-module outputs)
@ -19,7 +19,7 @@ module t (/*AUTOARG*/
wire [44:0] line0; wire [44:0] line0;
wire [44:0] line1; wire [44:0] line1;
// End of automatics // End of automatics
Test test (/*AUTOINST*/ Test test (/*AUTOINST*/
// Outputs // Outputs
.out (out[89:0]), .out (out[89:0]),
@ -28,15 +28,15 @@ module t (/*AUTOARG*/
// Inputs // Inputs
.clk (clk), .clk (clk),
.in (in[89:0])); .in (in[89:0]));
// Test loop // Test loop
always @ (posedge clk) begin always @ (posedge clk) begin
`ifdef TEST_VERBOSE `ifdef TEST_VERBOSE
$write("[%0t] cyc==%0d in=%x out=%x\n",$time, cyc, in, out); $write("[%0t] cyc==%0d in=%x out=%x\n",$time, cyc, in, out);
`endif `endif
cyc <= cyc + 1; cyc <= cyc + 1;
if (cyc==0) begin if (cyc==0) begin
// Setup // Setup
in <= 90'h3FFFFFFFFFFFFFFFFFFFFFF; in <= 90'h3FFFFFFFFFFFFFFFFFFFFFF;
end end
else if (cyc==10) begin else if (cyc==10) begin
@ -48,7 +48,7 @@ module t (/*AUTOARG*/
$write("*-* Failed!! *-*\n"); $write("*-* Failed!! *-*\n");
$finish; $finish;
end end
end end
end end
endmodule endmodule
@ -61,12 +61,12 @@ module Test (/*AUTOARG*/
); );
input clk; input clk;
input [89:0] in; input [89:0] in;
output reg [44:0] line0; output reg [44:0] line0;
output reg [44:0] line1; output reg [44:0] line1;
output reg [89:0] out; output reg [89:0] out;
assign {line0,line1} = in; assign {line0,line1} = in;
always @(posedge clk) begin always @(posedge clk) begin
out <= {line0,line1}; out <= {line0,line1};

2
test_regress/t/t_math_pow5.v
View File

@ -26,7 +26,7 @@ module t (/*AUTOARG*/
qs = 68'she_12345678_9abcdef0 ** 68'sh5_6789abcd_ef012345; qs = 68'she_12345678_9abcdef0 ** 68'sh5_6789abcd_ef012345;
if (qs != 68'h0) $stop; if (qs != 68'h0) $stop;
end end
reg [67:0] left; reg [67:0] left;
reg [67:0] right; reg [67:0] right;

4
test_regress/t/t_math_real.v
View File

@ -49,7 +49,7 @@ module t (/*AUTOARG*/
if (((1.5)/(1.25)) != 1.2) $stop; if (((1.5)/(1.25)) != 1.2) $stop;
// //
if (((1.5)==(2)) != 1'b0) $stop; // note 2 becomes real 2.0 if (((1.5)==(2)) != 1'b0) $stop; // note 2 becomes real 2.0
if (((1.5)!=(2)) != 1'b1) $stop; if (((1.5)!=(2)) != 1'b1) $stop;
if (((1.5)> (2)) != 1'b0) $stop; if (((1.5)> (2)) != 1'b0) $stop;
if (((1.5)>=(2)) != 1'b0) $stop; if (((1.5)>=(2)) != 1'b0) $stop;
if (((1.5)< (2)) != 1'b1) $stop; if (((1.5)< (2)) != 1'b1) $stop;
@ -124,7 +124,7 @@ module t (/*AUTOARG*/
// //
r = $itor(cyc); r = $itor(cyc);
if ((r==50.0) != (cyc==50)) $stop; if ((r==50.0) != (cyc==50)) $stop;
if ((r!=50.0) != (cyc!=50)) $stop; if ((r!=50.0) != (cyc!=50)) $stop;
if ((r> 50.0) != (cyc> 50)) $stop; if ((r> 50.0) != (cyc> 50)) $stop;
if ((r>=50.0) != (cyc>=50)) $stop; if ((r>=50.0) != (cyc>=50)) $stop;
if ((r< 50.0) != (cyc< 50)) $stop; if ((r< 50.0) != (cyc< 50)) $stop;

78
test_regress/t/t_math_sign_extend.v
View File

@ -1,7 +1,7 @@
// DESCRIPTION: Verilator: Verilog Test module // DESCRIPTION: Verilator: Verilog Test module
// //
// This test demonstrates an issue with sign extension. // This test demonstrates an issue with sign extension.
// Assigning to localparms larger than 32 bits broke in 3.862 // Assigning to localparms larger than 32 bits broke in 3.862
// //
// This file ONLY is placed into the Public Domain, for any use, // This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2015 by Mike Thyer. // without warranty, 2015 by Mike Thyer.
@ -12,7 +12,7 @@ module t (/*AUTOARG*/
); );
input clk; input clk;
localparam [ 0:0] one1_lp = 1; localparam [ 0:0] one1_lp = 1;
localparam [ 1:0] one2_lp = 1; localparam [ 1:0] one2_lp = 1;
localparam [ 2:0] one3_lp = 1; localparam [ 2:0] one3_lp = 1;
@ -47,47 +47,47 @@ module t (/*AUTOARG*/
localparam [67:0] one68_lp = 1; localparam [67:0] one68_lp = 1;
localparam [68:0] one69_lp = 1; localparam [68:0] one69_lp = 1;
localparam [69:0] one70_lp = 1; localparam [69:0] one70_lp = 1;
bit all_ok = 1; bit all_ok = 1;
initial begin initial begin
`ifdef TEST_VERBOSE `ifdef TEST_VERBOSE
$display("one1_lp : %x %d", one1_lp, one1_lp==1); $display("one1_lp : %x %d", one1_lp, one1_lp==1);
$display("one2_lp : %x %d", one2_lp, one2_lp==1); $display("one2_lp : %x %d", one2_lp, one2_lp==1);
$display("one3_lp : %x %d", one3_lp, one3_lp==1); $display("one3_lp : %x %d", one3_lp, one3_lp==1);
$display("one4_lp : %x %d", one4_lp, one4_lp==1); $display("one4_lp : %x %d", one4_lp, one4_lp==1);
$display("one5_lp : %x %d", one5_lp, one5_lp==1); $display("one5_lp : %x %d", one5_lp, one5_lp==1);
$display("one6_lp : %x %d", one6_lp, one6_lp==1); $display("one6_lp : %x %d", one6_lp, one6_lp==1);
$display("one7_lp : %x %d", one7_lp, one7_lp==1); $display("one7_lp : %x %d", one7_lp, one7_lp==1);
$display("one8_lp : %x %d", one8_lp, one8_lp==1); $display("one8_lp : %x %d", one8_lp, one8_lp==1);
$display("one9_lp : %x %d", one9_lp, one9_lp==1); $display("one9_lp : %x %d", one9_lp, one9_lp==1);
$display("one10_lp: %x %d", one10_lp, one10_lp==1); $display("one10_lp: %x %d", one10_lp, one10_lp==1);
$display("one20_lp: %x %d", one20_lp, one20_lp==1); $display("one20_lp: %x %d", one20_lp, one20_lp==1);
$display("one30_lp: %x %d", one30_lp, one30_lp==1); $display("one30_lp: %x %d", one30_lp, one30_lp==1);
$display("one31_lp: %x %d", one31_lp, one31_lp==1); $display("one31_lp: %x %d", one31_lp, one31_lp==1);
$display("one32_lp: %x %d", one32_lp, one32_lp==1); $display("one32_lp: %x %d", one32_lp, one32_lp==1);
$display("one33_lp: %x %d", one33_lp, one33_lp==1); $display("one33_lp: %x %d", one33_lp, one33_lp==1);
$display("one34_lp: %x %d", one34_lp, one34_lp==1); $display("one34_lp: %x %d", one34_lp, one34_lp==1);
$display("one35_lp: %x %d", one35_lp, one35_lp==1); $display("one35_lp: %x %d", one35_lp, one35_lp==1);
$display("one36_lp: %x %d", one36_lp, one36_lp==1); $display("one36_lp: %x %d", one36_lp, one36_lp==1);
$display("one37_lp: %x %d", one37_lp, one37_lp==1); $display("one37_lp: %x %d", one37_lp, one37_lp==1);
$display("one38_lp: %x %d", one38_lp, one38_lp==1); $display("one38_lp: %x %d", one38_lp, one38_lp==1);
$display("one39_lp: %x %d", one39_lp, one39_lp==1); $display("one39_lp: %x %d", one39_lp, one39_lp==1);
$display("one40_lp: %x %d", one40_lp, one40_lp==1); $display("one40_lp: %x %d", one40_lp, one40_lp==1);
$display("one50_lp: %x %d", one50_lp, one50_lp==1); $display("one50_lp: %x %d", one50_lp, one50_lp==1);
$display("one60_lp: %x %d", one60_lp, one60_lp==1); $display("one60_lp: %x %d", one60_lp, one60_lp==1);
$display("one61_lp: %x %d", one61_lp, one61_lp==1); $display("one61_lp: %x %d", one61_lp, one61_lp==1);
$display("one62_lp: %x %d", one62_lp, one62_lp==1); $display("one62_lp: %x %d", one62_lp, one62_lp==1);
$display("one63_lp: %x %d", one63_lp, one63_lp==1); $display("one63_lp: %x %d", one63_lp, one63_lp==1);
$display("one64_lp: %x %d", one64_lp, one64_lp==1); $display("one64_lp: %x %d", one64_lp, one64_lp==1);
$display("one65_lp: %x %d", one65_lp, one65_lp==1); $display("one65_lp: %x %d", one65_lp, one65_lp==1);
$display("one66_lp: %x %d", one66_lp, one66_lp==1); $display("one66_lp: %x %d", one66_lp, one66_lp==1);
$display("one67_lp: %x %d", one67_lp, one67_lp==1); $display("one67_lp: %x %d", one67_lp, one67_lp==1);
$display("one68_lp: %x %d", one68_lp, one68_lp==1); $display("one68_lp: %x %d", one68_lp, one68_lp==1);
$display("one69_lp: %x %d", one69_lp, one69_lp==1); $display("one69_lp: %x %d", one69_lp, one69_lp==1);
$display("one70_lp: %x %d", one70_lp, one70_lp==1); $display("one70_lp: %x %d", one70_lp, one70_lp==1);
`endif `endif
all_ok &= one1_lp == 1; all_ok &= one1_lp == 1;
all_ok &= one2_lp == 1; all_ok &= one2_lp == 1;
all_ok &= one3_lp == 1; all_ok &= one3_lp == 1;
@ -122,11 +122,11 @@ module t (/*AUTOARG*/
all_ok &= one68_lp == 1; all_ok &= one68_lp == 1;
all_ok &= one69_lp == 1; all_ok &= one69_lp == 1;
all_ok &= one70_lp == 1; all_ok &= one70_lp == 1;
if (!all_ok) $stop; if (!all_ok) $stop;
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;
end end
endmodule endmodule

8
test_regress/t/t_mem_multi_io3.v
View File

@ -39,10 +39,10 @@ module testio
); );
logic signed [3:0] [35:0] ar2d_out_pre; logic signed [3:0] [35:0] ar2d_out_pre;
always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]}; always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]};
always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]}; always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]};
always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]}; always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]};
always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]}; always_comb ar2d_out_pre[0][35:0] = {arr3d_in[0][0][8:0], arr3d_in[0][1][8:0], arr3d_in[0][2][8:0], arr3d_in[0][3][8:0]};
always_ff @(posedge clk) begin always_ff @(posedge clk) begin
if (clk) if (clk)

2
test_regress/t/t_mem_slice_conc_bad.v
View File

@ -3,7 +3,7 @@
// This file ONLY is placed into the Public Domain, for any use, // This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2011 by Wilson Snyder. // without warranty, 2011 by Wilson Snyder.
// //
// bug354 // bug354
typedef logic [5:0] data_t; typedef logic [5:0] data_t;

2
test_regress/t/t_mem_twoedge.v
View File

@ -113,5 +113,5 @@ module Test (/*AUTOARG*/
end end
assign out = {mem[3],mem[2],mem[1],mem[0]}; assign out = {mem[3],mem[2],mem[1],mem[0]};
endmodule endmodule

8
test_regress/t/t_mod_recurse.v
View File

@ -20,7 +20,7 @@ module t (/*AUTOARG*/
wire valid; wire valid;
wire [3-1:0] value; wire [3-1:0] value;
PriorityChoice #(.OCODEWIDTH(3)) PriorityChoice #(.OCODEWIDTH(3))
pe (.out(valid), .outN(value[2:0]), .tripline(tripline)); pe (.out(valid), .outN(value[2:0]), .tripline(tripline));
@ -62,7 +62,7 @@ module PriorityChoice (out, outN, tripline);
parameter OCODEWIDTH = 1; parameter OCODEWIDTH = 1;
localparam CODEWIDTH=OCODEWIDTH-1; localparam CODEWIDTH=OCODEWIDTH-1;
localparam SCODEWIDTH= (CODEWIDTH<1) ? 1 : CODEWIDTH; localparam SCODEWIDTH= (CODEWIDTH<1) ? 1 : CODEWIDTH;
output reg out; output reg out;
output reg [OCODEWIDTH-1:0] outN; output reg [OCODEWIDTH-1:0] outN;
input wire [(1<<OCODEWIDTH)-1:0] tripline; input wire [(1<<OCODEWIDTH)-1:0] tripline;
@ -70,12 +70,12 @@ module PriorityChoice (out, outN, tripline);
wire [SCODEWIDTH-1:0] leftN; wire [SCODEWIDTH-1:0] leftN;
wire right; wire right;
wire [SCODEWIDTH-1:0] rightN; wire [SCODEWIDTH-1:0] rightN;
generate generate
if(OCODEWIDTH==1) begin if(OCODEWIDTH==1) begin
assign left = tripline[1]; assign left = tripline[1];
assign right = tripline[0]; assign right = tripline[0];
always @(*) begin always @(*) begin
out <= left || right ; out <= left || right ;
if(right) begin outN <= {1'b0}; end if(right) begin outN <= {1'b0}; end

2
test_regress/t/t_order_multidriven.v
View File

@ -6,7 +6,7 @@
//With MULTI_CLK defined shows bug, without it is hidden //With MULTI_CLK defined shows bug, without it is hidden
`define MULTI_CLK `define MULTI_CLK
//bug634 //bug634
module t ( module t (
input i_clk_wr, input i_clk_wr,

2
test_regress/t/t_order_quad.v
View File

@ -12,5 +12,5 @@ module t(a0, y);
assign y[30] = 0; assign y[30] = 0;
// verilator lint_off UNOPTFLAT // verilator lint_off UNOPTFLAT
assign { y[44:41], y[39:31], y[29:0] } = { 6'b000000, a0, 7'b0000000, y[40], y[30], y[30], y[30], y[30], 21'b000000000000000000000 }; assign { y[44:41], y[39:31], y[29:0] } = { 6'b000000, a0, 7'b0000000, y[40], y[30], y[30], y[30], y[30], 21'b000000000000000000000 };
endmodule endmodule

2
test_regress/t/t_package.v
View File

@ -34,7 +34,7 @@ module t (/*AUTOARG*/
p::package_type_t vp; p::package_type_t vp;
t2 t2 (); t2 t2 ();
initial begin initial begin
if (unit_plusone(1) !== 2) $stop; if (unit_plusone(1) !== 2) $stop;
if ($unit::unit_plusone(1) !== 2) $stop; if ($unit::unit_plusone(1) !== 2) $stop;

2
test_regress/t/t_package_ddecl.v
View File

@ -28,5 +28,3 @@ module t ();
$finish; $finish;
end end
endmodule endmodule

2
test_regress/t/t_package_verb.v
View File

@ -5,7 +5,7 @@
// bug474 // bug474
package verb_pkg; package verb_pkg;
typedef enum int {VERB_I, typedef enum int {VERB_I,
VERB_W} Verb_t; VERB_W} Verb_t;
Verb_t verb = VERB_I; Verb_t verb = VERB_I;
string message = " "; string message = " ";

2
test_regress/t/t_param_mem_attr.v
View File

@ -21,7 +21,7 @@ module t (/*AUTOARG*/
); );
input clk; input clk;
wire [71:0] ctrl; wire [71:0] ctrl;
wire [7:0] cl; // this line is added wire [7:0] cl; // this line is added
memory #(.words(72)) i_memory (.clk (clk)); memory #(.words(72)) i_memory (.clk (clk));

10
test_regress/t/t_param_value.v
View File

@ -32,13 +32,13 @@ module t (/*AUTOARG*/);
// bullet 2 // bullet 2
localparam [63:0] B_UNSIGNED = SIGNED; localparam [63:0] B_UNSIGNED = SIGNED;
`ASSERT($bits(B_UNSIGNED)==64 && B_UNSIGNED > 0); `ASSERT($bits(B_UNSIGNED)==64 && B_UNSIGNED > 0);
// bullet 3 // bullet 3
localparam signed C_SIGNED = UNSIGNED; localparam signed C_SIGNED = UNSIGNED;
`ASSERT($bits(C_SIGNED)==64 && C_SIGNED < 0); `ASSERT($bits(C_SIGNED)==64 && C_SIGNED < 0);
localparam unsigned C_UNSIGNED = SIGNED; localparam unsigned C_UNSIGNED = SIGNED;
`ASSERT($bits(C_UNSIGNED)==64 && C_UNSIGNED > 0); `ASSERT($bits(C_UNSIGNED)==64 && C_UNSIGNED > 0);
// bullet 4 // bullet 4
// verilator lint_off WIDTH // verilator lint_off WIDTH
@ -48,12 +48,12 @@ module t (/*AUTOARG*/);
// verilator lint_off WIDTH // verilator lint_off WIDTH
localparam unsigned [59:0] D_UNSIGNED = SIGNED; localparam unsigned [59:0] D_UNSIGNED = SIGNED;
`ASSERT($bits(D_UNSIGNED)==60 && D_UNSIGNED > 0); `ASSERT($bits(D_UNSIGNED)==60 && D_UNSIGNED > 0);
// verilator lint_on WIDTH // verilator lint_on WIDTH
// bullet 6 // bullet 6
localparam UNSIZED = 23; localparam UNSIZED = 23;
`ASSERT($bits(UNSIZED)>=32); `ASSERT($bits(UNSIZED)>=32);
initial begin initial begin
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");

4
test_regress/t/t_param_wide_io.v
View File

@ -9,11 +9,11 @@ module t
#( #(
parameter[96:0] P = 97'h12344321_12344321_12344327 parameter[96:0] P = 97'h12344321_12344321_12344327
) )
( (
input [P&7 - 1:0] in, input [P&7 - 1:0] in,
output [P&7 - 1:0] out output [P&7 - 1:0] out
); );
wire out = in; wire out = in;
endmodule endmodule

4
test_regress/t/t_pp_dupdef_bad.pl
View File

@ -15,9 +15,9 @@ compile (
v_flags2 => ["--lint-only"], v_flags2 => ["--lint-only"],
fails=>1, fails=>1,
expect=> expect=>
'%Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Redefining existing define: DUP, with different value: barney '%Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Redefining existing define: DUP, with different value: barney
%Warning-REDEFMACRO: Use .* to disable this message. %Warning-REDEFMACRO: Use .* to disable this message.
%Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Previous definition is here, with value: fred %Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Previous definition is here, with value: fred
%Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Redefining existing define: DUPP, with different value: .* %Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Redefining existing define: DUPP, with different value: .*
%Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Previous definition is here, with value: .* %Warning-REDEFMACRO: t/t_pp_dupdef.v:\d+: Previous definition is here, with value: .*
%Error: Exiting due to.*', %Error: Exiting due to.*',

2
test_regress/t/t_savable.v
View File

@ -73,7 +73,7 @@ module sub (/*AUTOARG*/
if (vec[2][1] !== 32'h0201) $stop; if (vec[2][1] !== 32'h0201) $stop;
if (vec[2][2] !== 32'h0202) $stop; if (vec[2][2] !== 32'h0202) $stop;
if (r != 1.234) $stop; if (r != 1.234) $stop;
$display("%s",s); $display("%s",s);
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;
end end

4
test_regress/t/t_select_index2.v
View File

@ -13,7 +13,7 @@ module t (/*AUTOARG*/
wire [3:0] en; wire [3:0] en;
wire sel; wire sel;
wire a; wire a;
// bug675 // bug675
generate generate
genvar g_k; genvar g_k;
@ -32,5 +32,5 @@ module t (/*AUTOARG*/
end end
end end
endgenerate endgenerate
endmodule endmodule

2
test_regress/t/t_select_lhs_oob.v
View File

@ -19,7 +19,7 @@ module t (/*AUTOARG*/
// Four different test cases for out of bounds // Four different test cases for out of bounds
// = // =
// <= // <=
// Continuous assigns // Continuous assigns
// Output pin interconnect (also covers cont assigns) // Output pin interconnect (also covers cont assigns)
// Each with both bit selects and array selects // Each with both bit selects and array selects

2
test_regress/t/t_stream.v
View File

@ -98,7 +98,7 @@ module t (/*AUTOARG*/
if (4'({ << 4 {4'b0001}}) != 4'b0001) $stop; if (4'({ << 4 {4'b0001}}) != 4'b0001) $stop;
if (4'({ << 5 {4'b0001}}) != 4'b0001) $stop; if (4'({ << 5 {4'b0001}}) != 4'b0001) $stop;
// case // case
dout32 = { << 3 { 32'b11010111000010100100010010010111 }}; if (dout32 != 32'he92910eb) $stop; dout32 = { << 3 { 32'b11010111000010100100010010010111 }}; if (dout32 != 32'he92910eb) $stop;
dout11 = { << 4 { 11'b10010010111 }}; if (dout11 != 11'h3cc) $stop; dout11 = { << 4 { 11'b10010010111 }}; if (dout11 != 11'h3cc) $stop;
end end

2
test_regress/t/t_struct_pat_width.v
View File

@ -30,7 +30,7 @@ module t (clk);
if (param._bar != 3) $stop; if (param._bar != 3) $stop;
if (param != 6'b110011) $stop; if (param != 6'b110011) $stop;
if (meh != 6) $stop; if (meh != 6) $stop;
$write("*-* All Finished *-*\n"); $write("*-* All Finished *-*\n");
$finish; $finish;
end end

Some files were not shown because too many files have changed in this diff Show More