Mario1159/verilator
1
0
Fork 0
forked from github/verilator
Code Pull Requests Releases 1 Activity

Internals: Remove dead code. No functional change intended.

Browse Source
This commit is contained in:
Wilson Snyder 2012-04-26 18:42:02 -04:00
parent 2e26e44538
commit 22312b3c9c
2 changed files with 2 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/V3Inst.cpp
View File

@ -46,8 +46,6 @@ class InstVisitor : public AstNVisitor {
private:
// NODE STATE
// Cleared each Cell:
// AstVar::user1p() -> AstNode*. Expression connected to given pin
// AstVarRef::user1p() -> bool. True if created senitem for parent's connected signal
// AstPin::user1p() -> bool. True if created assignment already
AstUser1InUse m_inuser1;
@ -75,10 +73,6 @@ private:
m_cellp = nodep;
//VV***** We reset user1p() on each cell!!!
AstNode::user1ClearTree();
// Collect pin expressions, so submod->varp->user1p() points to expression it connects to
for (AstPin* pinp = nodep->pinsp(); pinp; pinp=pinp->nextp()->castPin()) {
pinp->modVarp()->user1p(pinp->exprp());
}
nodep->iterateChildren(*this);
m_cellp = NULL;
}

4
test_regress/t/t_func_return.v
View File

@ -29,9 +29,9 @@ module t (/*AUTOARG*/
// Test loop
always @ (posedge clk) begin
//`ifdef TEST_VERBOSE
`ifdef TEST_VERBOSE
$write("[%0t] cyc==%0d crc=%x result=%x\n",$time, cyc, crc, result);
//`endif
`endif
cyc <= cyc + 1;
crc <= {crc[62:0], crc[63]^crc[2]^crc[0]};
sum <= result ^ {sum[62:0],sum[63]^sum[2]^sum[0]};