2020-01-12 09:03:17 +00:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
//
|
|
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
|
|
// without warranty, 2019 by Stefan Wallentowitz.
|
2020-03-21 15:24:24 +00:00
|
|
|
// SPDX-License-Identifier: CC0-1.0
|
2020-01-12 09:03:17 +00:00
|
|
|
|
|
|
|
`verilator_config
|
|
|
|
|
2020-05-31 19:52:17 +00:00
|
|
|
coverage_block_off -file "t/t_cover_line.v" -lines 137
|
|
|
|
coverage_block_off -file "t/t_cover_line.v" -lines 171
|
2020-01-12 09:03:17 +00:00
|
|
|
coverage_block_off -module "beta" -block "block"
|