forked from github/verilator
10 lines
288 B
Plaintext
10 lines
288 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
// without warranty, 2019 by Stefan Wallentowitz.
|
||
|
|
||
|
`verilator_config
|
||
|
|
||
|
coverage_block_off -file "t/t_cover_line.v" -lines 82
|
||
|
coverage_block_off -module "beta" -block "block"
|