Add Register File
parent
e981894064
commit
ac844a2fbf
40
Register-File.md
Normal file
40
Register-File.md
Normal file
@ -0,0 +1,40 @@
|
||||
# Register File
|
||||
|
||||
> *Defined in [rtl/register_file.sv](https://git.1159.cl/Mario1159/RVSCC/src/branch/main/rtl/register_file.sv.sv)*
|
||||
|
||||
<table>
|
||||
<tr>
|
||||
<th>Figure</th>
|
||||
<th>Direction</th>
|
||||
<th>Signal</th>
|
||||
</tr>
|
||||
<tr>
|
||||
<td rowspan="8"></td>
|
||||
<td rowspan="6">Input</td>
|
||||
<td>clk</td>
|
||||
</tr>
|
||||
<tr>
|
||||
<td>rst</td>
|
||||
</tr>
|
||||
<tr>
|
||||
<td>addr_1</td>
|
||||
</tr>
|
||||
<tr>
|
||||
<td>addr_2</td>
|
||||
</tr>
|
||||
<tr>
|
||||
<td>addr_3</td>
|
||||
</tr>
|
||||
<tr>
|
||||
<td>write_enable_3</td>
|
||||
</tr>
|
||||
<tr>
|
||||
<td rowspan="2">Output</td>
|
||||
<td>read_data_1</td>
|
||||
</tr>
|
||||
<tr>
|
||||
<td>read_data_2</td>
|
||||
</tr>
|
||||
</table>
|
||||
|
||||
32-bit register container using synchronous reset and write_enable states.
|
Loading…
Reference in New Issue
Block a user