verilator/test_regress/t/t_split_var_0.vlt
2020-04-03 08:08:23 -04:00

10 lines
266 B
Plaintext

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2020 by Marco Widmer.
// SPDX-License-Identifier: CC0-1.0
`verilator_config
split_var -module "barshift_1d_unpacked" -var "tmp"