mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
22 lines
412 B
Systemverilog
22 lines
412 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2020 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t(/*AUTOARG*/
|
|
// Outputs
|
|
o,
|
|
// Inputs
|
|
i
|
|
);
|
|
|
|
input i;
|
|
output o;
|
|
sub sub(i, o);
|
|
endmodule
|
|
|
|
module sub(input i, output o);
|
|
assign o = (i===1'bz) ? 1'b0 : i;
|
|
endmodule
|