mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
16 lines
325 B
Systemverilog
16 lines
325 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2015 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
wire [32767:0] a = {32768{1'b1}};
|
|
|
|
initial begin
|
|
$stop;
|
|
end
|
|
|
|
endmodule
|