mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
19 lines
483 B
Verilog
19 lines
483 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// Copyright 2010 by Wilson Snyder. This program is free software; you can
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
|
// Lesser General Public License Version 3 or the Perl Artistic License
|
|
// Version 2.0.
|
|
|
|
module t;
|
|
|
|
// bug1081 - We don't use VPI, just need SC with VPI
|
|
|
|
initial begin
|
|
$write("%0t: Hello\n", $time);
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule : t
|