mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
14 lines
250 B
Verilog
14 lines
250 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2003 by Wilson Snyder.
|
|
|
|
module m #(parameter int Foo);
|
|
endmodule
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
m foo();
|
|
|
|
endmodule
|