mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
90 lines
1.9 KiB
Verilog
90 lines
1.9 KiB
Verilog
// DESCRIPTION: Verilator: Interface parameter getter
|
|
//
|
|
// A test of the import parameter used with modport
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2015 by Todd Strader
|
|
|
|
interface test_if #(parameter integer FOO = 1);
|
|
|
|
// Interface variable
|
|
logic data;
|
|
|
|
// Modport
|
|
modport mp(
|
|
import getFoo,
|
|
output data
|
|
);
|
|
|
|
function integer getFoo ();
|
|
return FOO;
|
|
endfunction
|
|
|
|
endinterface // test_if
|
|
|
|
function integer identity (input integer x);
|
|
return x;
|
|
endfunction
|
|
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
test_if #( .FOO (identity(5)) ) the_interface ();
|
|
|
|
testmod testmod_i (.clk (clk),
|
|
.intf (the_interface),
|
|
.intf_no_mp (the_interface)
|
|
);
|
|
|
|
localparam THE_TOP_FOO = the_interface.FOO;
|
|
|
|
initial begin
|
|
if (THE_TOP_FOO != 5) begin
|
|
$display("%%Error: THE_TOP_FOO = %0d", THE_TOP_FOO);
|
|
$stop;
|
|
end
|
|
end
|
|
|
|
endmodule
|
|
|
|
|
|
module testmod
|
|
(
|
|
input clk,
|
|
test_if.mp intf,
|
|
test_if intf_no_mp
|
|
);
|
|
|
|
localparam THE_FOO = intf.FOO;
|
|
localparam THE_OTHER_FOO = intf_no_mp.FOO;
|
|
|
|
always @(posedge clk) begin
|
|
if (THE_FOO != 5) begin
|
|
$display("%%Error: THE_FOO = %0d", THE_FOO);
|
|
$stop;
|
|
end
|
|
if (THE_OTHER_FOO != 5) begin
|
|
$display("%%Error: THE_OTHER_FOO = %0d", THE_OTHER_FOO);
|
|
$stop;
|
|
end
|
|
if (intf.FOO != 5) begin
|
|
$display("%%Error: intf.FOO = %0d", intf.FOO);
|
|
$stop;
|
|
end
|
|
if (intf_no_mp.FOO != 5) begin
|
|
$display("%%Error: intf_no_mp.FOO = %0d", intf_no_mp.FOO);
|
|
$stop;
|
|
end
|
|
// if (i.getFoo() != 5) begin
|
|
// $display("%%Error: i.getFoo() = %0d", i.getFoo());
|
|
// $stop;
|
|
// end
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|