mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
27 lines
660 B
Verilog
27 lines
660 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// Copyright 2017 by Wilson Snyder. This program is free software; you can
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
|
// Lesser General Public License Version 3 or the Perl Artistic License
|
|
// Version 2.0.
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
import "DPI-C" function int dpii_failure();
|
|
import "DPI-C" function void dpii_check();
|
|
|
|
initial begin
|
|
dpii_check();
|
|
|
|
if (dpii_failure()!=0) begin
|
|
$write("%%Error: Failure in DPI tests\n");
|
|
$stop;
|
|
end
|
|
else begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
endmodule
|