mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
30 lines
571 B
Verilog
30 lines
571 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2016 by Wilson Snyder
|
|
|
|
module t;
|
|
|
|
reg [1:0] value;
|
|
|
|
initial begin
|
|
value = 2'b00;
|
|
unique casez (value)
|
|
2'b00 : ;
|
|
2'b01 : ;
|
|
2'b1? : ;
|
|
endcase
|
|
value = 2'b11;
|
|
unique casez (value)
|
|
2'b00 : ;
|
|
2'b01 : ;
|
|
2'b1? : ;
|
|
endcase
|
|
unique casez (1'b1)
|
|
default: ;
|
|
endcase
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|