mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 08:37:35 +00:00
6 lines
93 B
Plaintext
6 lines
93 B
Plaintext
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
+define+GOT_DEF4=1
|
|
+incdir+.
|
|
t_flag_f_tsub.v
|