mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
3 lines
198 B
Plaintext
3 lines
198 B
Plaintext
%Error: SystemC's sc_set_time_resolution is 10^-9, which does not match Verilog timeprecision 10^-12. Suggest use 'sc_set_time_resolution(1s)', or Verilator '--timescale-override 1s/1s'
|
|
Aborting...
|