mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
20 lines
397 B
Systemverilog
20 lines
397 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2008 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (a,z);
|
|
input a;
|
|
output z;
|
|
|
|
assign b = 1'b1;
|
|
|
|
or OR0 (nt0, a, b);
|
|
|
|
logic [1:0] dummy_ip;
|
|
assign {dummy1, dummy2} = dummy_ip;
|
|
|
|
assign z = nt0;
|
|
endmodule
|