mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
19 lines
354 B
Systemverilog
19 lines
354 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2012 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
a a ();
|
|
defparam a.b.W = 3;
|
|
endmodule
|
|
|
|
module a;
|
|
b b();
|
|
endmodule
|
|
|
|
module b;
|
|
parameter W = 0;
|
|
endmodule
|