mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
12 lines
280 B
Systemverilog
12 lines
280 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
wire [2:0] foo = 5'b11111;
|
|
|
|
endmodule
|