mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
354f107fed
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
3 lines
198 B
Plaintext
3 lines
198 B
Plaintext
%Error: t/t_inst_array_bad.v:18: Input port connection 'onebit' as part of a module instance array requires 1 or 8 bits, but connection's VARREF 'onebitbad' generates 9 bits.
|
|
%Error: Exiting due to
|