mirror of
https://github.com/verilator/verilator.git
synced 2025-01-21 05:44:03 +00:00
d6ac351dcb
This switch exposes VARs, PORTs and WIREs to C++ code. It must be use with care as it has a significant performance impact and may result in mis-simulation of generated clocks. Anyhow, it is prefered over --public and useful for VPI. Signed-off-by: Lukasz Dalek <ldalek@antmicro.com> Signed-off-by: Stefan Wallentowitz <stefan@wallentowitz.de> Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org> |
||
---|---|---|
.. | ||
t | ||
.gdbinit | ||
.gitignore | ||
driver.pl | ||
input.vc | ||
input.xsim.vc | ||
Makefile | ||
Makefile_obj | ||
vgen.pl |