mirror of
https://github.com/verilator/verilator.git
synced 2025-01-14 18:44:02 +00:00
7 lines
368 B
Plaintext
7 lines
368 B
Plaintext
%Error-WIDTH: t/t_flag_werror.v:10:19: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '6'h2e' generates 6 bits.
|
|
: ... In instance t
|
|
10 | wire [3:0] foo = 6'h2e;
|
|
| ^
|
|
... For error description see https://verilator.org/warn/WIDTH?v=latest
|
|
%Error: Exiting due to
|