mirror of
https://github.com/verilator/verilator.git
synced 2025-01-11 17:17:36 +00:00
3ac6745658
Signed-off-by: Wilson Snyder <wsnyder@wsnyder.org>
4 lines
21 B
Systemverilog
4 lines
21 B
Systemverilog
module t;
|
|
|
|
endmodule
|