mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 23:57:35 +00:00
ce10dbd11c
git-svn-id: file://localhost/svn/verilator/trunk/verilator@753 77ca24e4-aefa-0310-84f0-b9a241c72d87
25 lines
605 B
Verilog
25 lines
605 B
Verilog
// $Id:$
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2005 by Wilson Snyder.
|
|
|
|
module t;
|
|
|
|
integer varfirst;
|
|
sub varfirst (); // Error: Cell hits var
|
|
task varfirst; begin end endtask // Error: Task hits var
|
|
|
|
sub cellfirst ();
|
|
integer cellfirst; // Error: Var hits cell
|
|
task cellfirst; begin end endtask // Error: Task hits cell
|
|
|
|
task taskfirst; begin end endtask
|
|
integer taskfirst; // Error: Var hits task
|
|
sub taskfirst (); // Error: Cell hits task
|
|
|
|
endmodule
|
|
|
|
module sub;
|
|
endmodule
|