verilator/test_regress/t/t_order_wireloop.v
Wilson Snyder 749fdaae31 Optimize n*powers of 2. (For parameterized DDR model)
git-svn-id: file://localhost/svn/verilator/trunk/verilator@775 77ca24e4-aefa-0310-84f0-b9a241c72d87
2006-09-01 16:53:14 +00:00

17 lines
292 B
Verilog

// $Id$
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2005 by Wilson Snyder.
module t (/*AUTOARG*/);
wire foo;
wire bar;
// Oh dear.
assign foo = bar;
assign bar = foo;
endmodule