mirror of
https://github.com/verilator/verilator.git
synced 2025-01-08 23:57:35 +00:00
ce10dbd11c
git-svn-id: file://localhost/svn/verilator/trunk/verilator@753 77ca24e4-aefa-0310-84f0-b9a241c72d87
28 lines
470 B
Verilog
28 lines
470 B
Verilog
// $Id:$
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2005 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
|
|
input clk;
|
|
|
|
reg [65:0] idx /*verilator public*/; initial idx = 1;
|
|
|
|
always @(posedge clk) begin
|
|
case(idx)
|
|
1: idx = 100;
|
|
100: begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
default: $stop;
|
|
endcase
|
|
end
|
|
|
|
endmodule
|