verilator/test_regress/t/t_trace_class.out

13 lines
258 B
Plaintext

$version Generated by VerilatedVcd $end
$timescale 1ps $end
$scope module $rootio $end
$upscope $end
$scope module $unit::Cls__P0__Vclpkg $end
$var wire 32 # PARAM [31:0] $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 #