mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
42 lines
2.0 KiB
XML
42 lines
2.0 KiB
XML
<?xml version="1.0" ?>
|
|
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
|
|
<verilator_xml>
|
|
<files>
|
|
<file id="a" filename="<built-in>" language="1800-2017"/>
|
|
<file id="b" filename="<command-line>" language="1800-2017"/>
|
|
<file id="c" filename="input.vc" language="1800-2017"/>
|
|
<file id="d" filename="t/t_xml_flat_pub_mod.v" language="1800-2017"/>
|
|
</files>
|
|
<module_files>
|
|
<file id="d" filename="t/t_xml_flat_pub_mod.v" language="1800-2017"/>
|
|
</module_files>
|
|
<cells>
|
|
<cell fl="d11" loc="d,11,8,11,11" name="TOP" submodname="TOP" hier="TOP"/>
|
|
</cells>
|
|
<netlist>
|
|
<module fl="d11" loc="d,11,8,11,11" name="TOP" origName="TOP" topModule="1" public="true">
|
|
<var fl="d11" loc="d,11,24,11,29" name="i_clk" dtype_id="1" dir="input" vartype="logic" origName="i_clk" public="true"/>
|
|
<var fl="d11" loc="d,11,24,11,29" name="top.i_clk" dtype_id="1" vartype="logic" origName="i_clk"/>
|
|
<var fl="d7" loc="d,7,24,7,29" name="top.f.i_clk" dtype_id="1" vartype="logic" origName="i_clk"/>
|
|
<topscope fl="d11" loc="d,11,8,11,11">
|
|
<scope fl="d11" loc="d,11,8,11,11" name="TOP">
|
|
<varscope fl="d11" loc="d,11,24,11,29" name="i_clk" dtype_id="1"/>
|
|
<varscope fl="d11" loc="d,11,24,11,29" name="top.i_clk" dtype_id="1"/>
|
|
<varscope fl="d7" loc="d,7,24,7,29" name="top.f.i_clk" dtype_id="1"/>
|
|
<assignalias fl="d11" loc="d,11,24,11,29" dtype_id="1">
|
|
<varref fl="d11" loc="d,11,24,11,29" name="i_clk" dtype_id="1"/>
|
|
<varref fl="d11" loc="d,11,24,11,29" name="i_clk" dtype_id="1"/>
|
|
</assignalias>
|
|
<assignalias fl="d7" loc="d,7,24,7,29" dtype_id="1">
|
|
<varref fl="d7" loc="d,7,24,7,29" name="top.i_clk" dtype_id="1"/>
|
|
<varref fl="d7" loc="d,7,24,7,29" name="f.i_clk" dtype_id="1"/>
|
|
</assignalias>
|
|
</scope>
|
|
</topscope>
|
|
</module>
|
|
<typetable fl="a0" loc="a,0,0,0,0">
|
|
<basicdtype fl="d11" loc="d,11,18,11,23" id="1" name="logic"/>
|
|
</typetable>
|
|
</netlist>
|
|
</verilator_xml>
|