mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
14 lines
346 B
Systemverilog
14 lines
346 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2005 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
integer i;
|
|
generate
|
|
for (i=0; i<3; i=i+1) begin // Bad: i is not a genvar
|
|
end
|
|
endgenerate
|
|
endmodule
|