mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
10 lines
277 B
Systemverilog
10 lines
277 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
int a = -12'd1;
|
|
int b = 65536'd1;
|
|
int c = 1231232312312312'd1;
|