mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
117 lines
3.4 KiB
Systemverilog
117 lines
3.4 KiB
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2016 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`define checkh(gotv,expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); $stop; end while(0);
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
// verilator lint_off LITENDIAN
|
|
// verilator lint_off WIDTH
|
|
|
|
reg [63:0] sum; // Checked not in objects
|
|
reg [63:0] add;
|
|
reg [2:1] [4:3] array [5:6] [7:8];
|
|
reg [1:2] [3:4] larray [6:5] [8:7];
|
|
bit [31:0] depth1_array [0:0];
|
|
|
|
typedef struct packed {
|
|
reg [1:0] [63:0] subarray;
|
|
} str_t;
|
|
typedef struct packed {
|
|
str_t mid;
|
|
} mid_t;
|
|
mid_t strarray[3];
|
|
|
|
function [63:0] crc (input [63:0] sum, input [31:0] a, input [31:0] b, input [31:0] c, input [31:0] d);
|
|
crc = {sum[62:0],sum[63]} ^ {4'b0,a[7:0], 4'h0,b[7:0], 4'h0,c[7:0], 4'h0,d[7:0]};
|
|
endfunction
|
|
|
|
initial begin
|
|
sum = 0;
|
|
// We use 'index_' as the prefix for all loop vars,
|
|
// this allows t_foreach.pl to confirm that all loops
|
|
// have been unrolled and flattened away and no loop vars
|
|
// remain in the generated .cpp
|
|
foreach (depth1_array[index_a]) begin
|
|
sum = crc(sum, index_a, 0, 0, 0);
|
|
|
|
// Ensure the index never goes out of bounds.
|
|
// We used to get this wrong for an array of depth 1.
|
|
assert (index_a != -1);
|
|
assert (index_a != 1);
|
|
end
|
|
`checkh(sum, 64'h0);
|
|
|
|
sum = 0;
|
|
foreach (array[index_a]) begin
|
|
sum = crc(sum, index_a, 0, 0, 0);
|
|
end
|
|
`checkh(sum, 64'h000000c000000000);
|
|
|
|
sum = 0;
|
|
foreach (array[index_a,index_b]) begin
|
|
sum = crc(sum, index_a, index_b, 0, 0);
|
|
end
|
|
`checkh(sum, 64'h000003601e000000);
|
|
|
|
sum = 0;
|
|
foreach (array[index_a,index_b,index_c]) begin
|
|
sum = crc(sum, index_a, index_b, index_c, 0);
|
|
end
|
|
`checkh(sum, 64'h00003123fc101000);
|
|
|
|
sum = 0;
|
|
foreach (array[index_a,index_b,index_c,index_d]) begin
|
|
sum = crc(sum, index_a, index_b, index_c, index_d);
|
|
end
|
|
`checkh(sum, 64'h0030128ab2a8e557);
|
|
|
|
//
|
|
|
|
sum = 0;
|
|
foreach (larray[index_a]) begin
|
|
sum = crc(sum, index_a, 0, 0, 0);
|
|
end
|
|
`checkh(sum, 64'h0000009000000000);
|
|
|
|
sum = 0;
|
|
foreach (larray[index_a,index_b]) begin
|
|
sum = crc(sum, index_a, index_b, 0, 0);
|
|
sum = sum + {4'b0,index_a[7:0], 4'h0,index_b[7:0]};
|
|
end
|
|
`checkh(sum, 64'h000002704b057073);
|
|
|
|
sum = 0;
|
|
foreach (larray[index_a,index_b,index_c]) begin
|
|
sum = crc(sum, index_a, index_b, index_c, 0);
|
|
end
|
|
`checkh(sum, 64'h00002136f9000000);
|
|
|
|
sum = 0;
|
|
foreach (larray[index_a,index_b,index_c,index_d]) begin
|
|
sum = crc(sum, index_a, index_b, index_c, index_d);
|
|
end
|
|
`checkh(sum, 64'h0020179aa7aa0aaa);
|
|
|
|
add = 0;
|
|
strarray[0].mid.subarray[0] = 1;
|
|
strarray[0].mid.subarray[1] = 2;
|
|
strarray[1].mid.subarray[0] = 4;
|
|
strarray[1].mid.subarray[1] = 5;
|
|
strarray[2].mid.subarray[0] = 6;
|
|
strarray[2].mid.subarray[1] = 7;
|
|
`ifndef VERILATOR // Unsupported
|
|
foreach (strarray[s])
|
|
foreach (strarray[s].mid.subarray[ss])
|
|
add += strarray[s].mid.subarray[ss];
|
|
`checkh(add, 'h19);
|
|
`endif
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|