mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
22 lines
483 B
Systemverilog
22 lines
483 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2020 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
class Other;
|
|
endclass
|
|
|
|
class Cls;
|
|
int imembera;
|
|
function int inc_methoda; imembera += 1; return imembera; endfunction
|
|
endclass
|
|
|
|
module t (/*AUTOARG*/);
|
|
initial begin
|
|
Cls c1;
|
|
Other co;
|
|
c1 = new co; // Bad, incompatible types
|
|
end
|
|
endmodule
|