mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
16 lines
263 B
Verilog
16 lines
263 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2010 by Wilson Snyder.
|
|
|
|
module t;
|
|
|
|
sub sub ();
|
|
defparam sub.P = 2;
|
|
|
|
endmodule
|
|
|
|
module sub;
|
|
parameter P = 6;
|
|
endmodule
|