mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
599d23697d
This is a major re-design of the way code is scheduled in Verilator, with the goal of properly supporting the Active and NBA regions of the SystemVerilog scheduling model, as defined in IEEE 1800-2017 chapter 4. With this change, all internally generated clocks should simulate correctly, and there should be no more need for the `clock_enable` and `clocker` attributes for correctness in the absence of Verilator generated library models (`--lib-create`). Details of the new scheduling model and algorithm are provided in docs/internals.rst. Implements #3278
55 lines
1.5 KiB
Systemverilog
55 lines
1.5 KiB
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2003-2007 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
|
|
input clk;
|
|
integer cyc; initial cyc=1;
|
|
|
|
reg [31:0] long;
|
|
reg [63:0] quad;
|
|
wire [31:0] longout;
|
|
wire [63:0] quadout;
|
|
wire [7:0] narrow = long[7:0];
|
|
sub sub (/*AUTOINST*/
|
|
// Outputs
|
|
.longout (longout[31:0]),
|
|
.quadout (quadout[63:0]),
|
|
// Inputs
|
|
.narrow (narrow[7:0]),
|
|
.quad (quad[63:0]));
|
|
|
|
always @ (posedge clk) begin
|
|
if (cyc!=0) begin
|
|
cyc <= cyc + 1;
|
|
if (cyc==1) begin
|
|
long <= 32'h12345678;
|
|
quad <= 64'h12345678_abcdef12;
|
|
end
|
|
if (cyc==2) begin
|
|
if (longout !== 32'h79) $stop;
|
|
if (quadout !== 64'h12345678_abcdef13) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
end
|
|
endmodule
|
|
|
|
module sub (input [7:0] narrow, input [63:0] quad, output [31:0] longout, output [63:0] quadout);
|
|
// verilator public_module
|
|
`ifdef verilator
|
|
assign longout = $c32("(", narrow, "+1)");
|
|
assign quadout = $c64("(", quad, "+1)");
|
|
`else
|
|
assign longout = narrow + 8'd1;
|
|
assign quadout = quad + 64'd1;
|
|
`endif
|
|
endmodule
|