mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
6ae6b16223
Folding an AstLogAnd with a non-zero constant operand used to coerce the type of the other operand, yielding an ill-typed node that DFG was then unhappy about. Add a RedOr instead if the width of the replacement operand is greater than zero. Fixes #3726
17 lines
498 B
Perl
Executable File
17 lines
498 B
Perl
Executable File
#!/usr/bin/env perl
|
|
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2022 by Geza Lore. This program is free software; you
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
# Version 2.0.
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
scenarios(vlt => 1);
|
|
|
|
compile();
|
|
|
|
ok(1);
|
|
1;
|