mirror of
https://github.com/verilator/verilator.git
synced 2025-04-05 12:12:39 +00:00
40 lines
1.6 KiB
Python
Executable File
40 lines
1.6 KiB
Python
Executable File
#!/usr/bin/env python3
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
# Version 2.0.
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
import vltest_bootstrap
|
|
|
|
test.scenarios('simulator')
|
|
test.top_filename = "t/t_clk_concat.v"
|
|
|
|
out_filename = test.obj_dir + "/V" + test.name + ".tree.json"
|
|
|
|
test.compile(verilator_flags2=["--no-json-edit-nums", "t/t_clk_concat.vlt"])
|
|
|
|
if test.vlt_all:
|
|
test.file_grep(
|
|
out_filename,
|
|
r'{"type":"VAR","name":"clk0",.*"loc":"f,78:[^"]*",.*"origName":"clk0",.*"direction":"INPUT",.*"isSigPublic":true,.*"attrClocker":"clker",.*"varType":"PORT",.*"dtypeName":"logic"'
|
|
)
|
|
test.file_grep(
|
|
out_filename,
|
|
r'{"type":"VAR","name":"clk1",.*"loc":"f,79:[^"]*",.*"origName":"clk1",.*"direction":"INPUT",.*"isSigPublic":true,.*"attrClocker":"clker",.*"varType":"PORT",.*"dtypeName":"logic"'
|
|
)
|
|
test.file_grep(
|
|
out_filename,
|
|
r'{"type":"VAR","name":"clk2",.*"loc":"f,80:[^"]*",.*"origName":"clk2",.*"direction":"INPUT",.*"isSigPublic":true,.*"attrClocker":"clker",.*"varType":"PORT",.*"dtypeName":"logic"'
|
|
)
|
|
test.file_grep(
|
|
out_filename,
|
|
r'{"type":"VAR","name":"data_in",.*"loc":"f,82:[^"]*",.*"origName":"data_in",.*"direction":"INPUT",.*"isSigPublic":true,.*"attrClocker":"non_clker",.*"varType":"PORT",.*"dtypeName":"logic"'
|
|
)
|
|
|
|
test.execute()
|
|
|
|
test.passes()
|