mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 23:27:48 +00:00
34 lines
502 B
Verilog
34 lines
502 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2016 by Wilson Snyder.
|
|
|
|
module t
|
|
(
|
|
input wire clk,
|
|
input wire a,
|
|
input wire b
|
|
);
|
|
|
|
integer q;
|
|
|
|
// bug1120
|
|
always @ (a or posedge clk)
|
|
begin
|
|
if (a)
|
|
q = 0;
|
|
else
|
|
q = q + 1;
|
|
end
|
|
|
|
// bug934
|
|
integer qb;
|
|
always @((a && b) or posedge clk) begin
|
|
if (a)
|
|
qb = 0;
|
|
else
|
|
qb = qb + 1;
|
|
end
|
|
|
|
endmodule
|