verilator/test_regress/t/t_genfor_signed.out
2021-01-02 21:43:13 -05:00

10 lines
355 B
Plaintext

top.t.u_sub1.unnamedblk1 1..1 i=1
top.t.u_sub0.unnamedblk1 1..0 i=1
top.t.u_sub0.unnamedblk1 1..0 i=0
top.t.SUB_PIPE[-1].u_sub.unnamedblk1 1..-1 i=1
top.t.SUB_PIPE[-1].u_sub.unnamedblk1 1..-1 i=0
top.t.SUB_PIPE[-1].u_sub.unnamedblk1 1..-1 i=-1
top.t.SUB_PIPE[0].u_sub.unnamedblk1 1..0 i=1
top.t.SUB_PIPE[0].u_sub.unnamedblk1 1..0 i=0
*-* All Finished *-*