mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
26 lines
500 B
Systemverilog
26 lines
500 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2009 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module x;
|
|
|
|
typedef struct {
|
|
int a;
|
|
} notpacked_t;
|
|
|
|
typedef struct packed {
|
|
notpacked_t b;
|
|
} ispacked_t;
|
|
|
|
ispacked_t p;
|
|
|
|
initial begin
|
|
p.b = 1;
|
|
if (p.b != 1) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|