mirror of
https://github.com/verilator/verilator.git
synced 2025-01-19 12:54:02 +00:00
4babba16d6
* Support 2D dynamic array initialization (#4700) - new[] on sub arrays (as per original issue) - Built-in methods for sub-arrays - Initialization and literals assignmensts - Dynamic array as an element for other arrays and queues
18 lines
379 B
Systemverilog
18 lines
379 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2020 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
integer a[];
|
|
|
|
initial begin
|
|
if ($bits(a) != 0) $stop;
|
|
a = new [10];
|
|
if ($bits(a) != 10*32) $stop;
|
|
end
|
|
|
|
endmodule
|