mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
15 lines
304 B
Systemverilog
15 lines
304 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2003 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module m #(parameter int Foo);
|
|
endmodule
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
m foo();
|
|
|
|
endmodule
|