mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
22 lines
398 B
Systemverilog
22 lines
398 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2020 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t(/*AUTOARG*/);
|
|
|
|
function int f;
|
|
fork
|
|
return 0; // Illegal 9.3.2
|
|
join_none
|
|
endfunction
|
|
|
|
int i;
|
|
|
|
initial begin
|
|
i = f();
|
|
end
|
|
|
|
endmodule
|